mul120.vhd

在gf(2^13)中

--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:    20:39:50 04/01/08
-- Design Name:    
-- Module Name:    mul120 - Behavioral
-- Project Name:   
-- Target Device:  
-- Tool versions:  
-- Description:
--
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
--------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mul120 is
port(
	mul120_in:in std_logic_vector(12 downto 0);	  --msb_lsb
	mul120_out:out std_logic_vector(12 downto 0)
	);
end mul120;

architecture Behavioral of mul120 is

begin

mul120_out(0)<=mul120_in(6) xor mul120_in(10) xor mul120_in(2) xor mul120_in(3) xor mul120_in(12) xor mul120_in(8) xor mul120_in(1) xor mul120_in(7) xor mul120_in(9);
mul120_out(1)<=mul120_in(11) xor mul120_in(12) xor mul120_in(1) xor mul120_in(4) xor mul120_in(6) xor mul120_in(0);
mul120_out(2)<=mul120_in(5) xor mul120_in(1) xor mul120_in(2) xor mul120_in(12) xor mul120_in(7);
mul120_out(3)<=mul120_in(7) xor mul120_in(9) xor mul120_in(10) xor mul120_in(1) xor mul120_in(12);
mul120_out(4)<=mul120_in(3) xor mul120_in(9) xor mul120_in(6) xor mul120_in(0) xor mul120_in(7) xor mul120_in(1) xor mul120_in(11) xor mul120_in(12);
mul120_out(5)<=mul120_in(7) xor mul120_in(0) xor mul120_in(10) xor mul120_in(1) xor mul120_in(4) xor mul120_in(2) xor mul120_in(8) xor mul120_in(12);
mul120_out(6)<=mul120_in(5) xor mul120_in(0) xor mul120_in(11) xor mul120_in(1) xor mul120_in(8) xor mul120_in(3) xor mul120_in(9) xor mul120_in(2);
mul120_out(7)<=mul120_in(2) xor mul120_in(9) xor mul120_in(4) xor mul120_in(3) xor mul120_in(6) xor mul120_in(10) xor mul120_in(1) xor mul120_in(12) xor mul120_in(0);
mul120_out(8)<=mul120_in(7) xor mul120_in(4) xor mul120_in(3) xor mul120_in(1) xor mul120_in(11) xor mul120_in(2) xor mul120_in(5) xor mul120_in(10);
mul120_out(9)<=mul120_in(4) xor mul120_in(3) xor mul120_in(8) xor mul120_in(5) xor mul120_in(2) xor mul120_in(12) xor mul120_in(6) xor mul120_in(11);
mul120_out(10)<=mul120_in(5) xor mul120_in(3) xor mul120_in(0) xor mul120_in(7) xor mul120_in(12) xor mul120_in(4) xor mul120_in(6) xor mul120_in(9);
mul120_out(11)<=mul120_in(5) xor mul120_in(0) xor mul120_in(7) xor mul120_in(1) xor mul120_in(4) xor mul120_in(10) xor mul120_in(8) xor mul120_in(6);
mul120_out(12)<=mul120_in(0) xor mul120_in(8) xor mul120_in(2) xor mul120_in(5) xor mul120_in(11) xor mul120_in(6) xor mul120_in(7) xor mul120_in(9) xor mul120_in(1);


end Behavioral;