mul3.vhd

在gf(2^13)中

--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:    10:03:58 04/09/08
-- Design Name:    
-- Module Name:    mul3 - Behavioral
-- Project Name:   
-- Target Device:  
-- Tool versions:  
-- Description:
--
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
--------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mul3 is
port(
		mul3_in:in std_logic_vector(12 downto 0);	  --msb_lsb
		mul3_out:out std_logic_vector(12 downto 0)
		);
end mul3;

architecture Behavioral of mul3 is

begin

mul3_out(0)<=mul3_in(10);
mul3_out(1)<=mul3_in(11) xor mul3_in(10);
mul3_out(2)<=mul3_in(11) xor mul3_in(12);
mul3_out(3)<=mul3_in(12) xor mul3_in(0) xor mul3_in(10);
mul3_out(4)<=mul3_in(11) xor mul3_in(10) xor mul3_in(1);
mul3_out(5)<=mul3_in(2) xor mul3_in(12) xor mul3_in(11);
mul3_out(6)<=mul3_in(3) xor mul3_in(12);
mul3_out(7)<=mul3_in(4);
mul3_out(8)<=mul3_in(5);
mul3_out(9)<=mul3_in(6);
mul3_out(10)<=mul3_in(7);
mul3_out(11)<=mul3_in(8);
mul3_out(12)<=mul3_in(9);


end Behavioral;