mul9.vhd

在gf(2^13)中

--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:    10:05:17 04/09/08
-- Design Name:    
-- Module Name:    mul9 - Behavioral
-- Project Name:   
-- Target Device:  
-- Tool versions:  
-- Description:
--
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
--------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mul9 is
		port(mul9_in:in std_logic_vector(12 downto 0);	  --msb_lsb
	     		mul9_out:out std_logic_vector(12 downto 0)
		  		);
end mul9;

architecture Behavioral of mul9 is

begin

mul9_out(0)<=mul9_in(4);
mul9_out(1)<=mul9_in(5) xor mul9_in(4);
mul9_out(2)<=mul9_in(5) xor mul9_in(6);
mul9_out(3)<=mul9_in(7) xor mul9_in(4) xor mul9_in(6);
mul9_out(4)<=mul9_in(5) xor mul9_in(8) xor mul9_in(4) xor mul9_in(7);
mul9_out(5)<=mul9_in(6) xor mul9_in(8) xor mul9_in(9) xor mul9_in(5);
mul9_out(6)<=mul9_in(7) xor mul9_in(9) xor mul9_in(10) xor mul9_in(6);
mul9_out(7)<=mul9_in(11) xor mul9_in(10) xor mul9_in(8) xor mul9_in(7);
mul9_out(8)<=mul9_in(11) xor mul9_in(9) xor mul9_in(12) xor mul9_in(8);
mul9_out(9)<=mul9_in(12) xor mul9_in(0) xor mul9_in(10) xor mul9_in(9);
mul9_out(10)<=mul9_in(11) xor mul9_in(10) xor mul9_in(1);
mul9_out(11)<=mul9_in(2) xor mul9_in(12) xor mul9_in(11);
mul9_out(12)<=mul9_in(3) xor mul9_in(12);

end Behavioral;