mul5.vhd

在gf(2^13)中

--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:    10:04:15 04/09/08
-- Design Name:    
-- Module Name:    mul5 - Behavioral
-- Project Name:   
-- Target Device:  
-- Tool versions:  
-- Description:
--
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
--------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mul5 is
	port(
			mul5_in:in std_logic_vector(12 downto 0);	  --msb_lsb
			mul5_out:out std_logic_vector(12 downto 0)
		);
end mul5;

architecture Behavioral of mul5 is

begin

mul5_out(0)<=mul5_out(1)<=mul5_in(8);
mul5_out(2)<=mul5_in(8) xor mul5_in(9);
mul5_out(3)<=mul5_in(9) xor mul5_in(10);
mul5_out(4)<=mul5_in(11) xor mul5_in(10) xor mul5_in(8);
mul5_out(5)<=mul5_in(11) xor mul5_in(9) xor mul5_in(12) xor mul5_in(8);
mul5_out(6)<=mul5_in(12) xor mul5_in(0) xor mul5_in(10) xor mul5_in(9);
mul5_out(7)<=mul5_in(11) xor mul5_in(10) xor mul5_in(1);
mul5_out(8)<=mul5_in(2) xor mul5_in(12) xor mul5_in(11);
mul5_out(9)<=mul5_in(3) xor mul5_in(12);
mul5_out(10)<=mul5_in(50) xor mul5_in(9) xor mul5_in(4);
mul5_out(11)<=mul5_in(6);
mul5_out(12)<=mul5_in(7);

end Behavioral;