top.hier_info

基于FPGA的多波形发生器（编程环境QuartusII6.0）

ROM_DATA[43] => Mux~1.IN91
ROM_DATA[43] => Mux~2.IN91
ROM_DATA[43] => Mux~3.IN91
ROM_DATA[44] => Mux~0.IN90
ROM_DATA[44] => Mux~1.IN90
ROM_DATA[44] => Mux~2.IN90
ROM_DATA[44] => Mux~3.IN90
ROM_DATA[45] => Mux~0.IN89
ROM_DATA[45] => Mux~1.IN89
ROM_DATA[45] => Mux~2.IN89
ROM_DATA[45] => Mux~3.IN89
ROM_DATA[46] => Mux~0.IN88
ROM_DATA[46] => Mux~1.IN88
ROM_DATA[46] => Mux~2.IN88
ROM_DATA[46] => Mux~3.IN88
ROM_DATA[47] => Mux~0.IN87
ROM_DATA[47] => Mux~1.IN87
ROM_DATA[47] => Mux~2.IN87
ROM_DATA[47] => Mux~3.IN87
ROM_DATA[48] => Mux~0.IN86
ROM_DATA[48] => Mux~1.IN86
ROM_DATA[48] => Mux~2.IN86
ROM_DATA[48] => Mux~3.IN86
ROM_DATA[49] => Mux~0.IN85
ROM_DATA[49] => Mux~1.IN85
ROM_DATA[49] => Mux~2.IN85
ROM_DATA[49] => Mux~3.IN85
ROM_DATA[50] => Mux~0.IN84
ROM_DATA[50] => Mux~1.IN84
ROM_DATA[50] => Mux~2.IN84
ROM_DATA[50] => Mux~3.IN84
ROM_DATA[51] => Mux~0.IN83
ROM_DATA[51] => Mux~1.IN83
ROM_DATA[51] => Mux~2.IN83
ROM_DATA[51] => Mux~3.IN83
ROM_DATA[52] => Mux~0.IN82
ROM_DATA[52] => Mux~1.IN82
ROM_DATA[52] => Mux~2.IN82
ROM_DATA[52] => Mux~3.IN82
ROM_DATA[53] => Mux~0.IN81
ROM_DATA[53] => Mux~1.IN81
ROM_DATA[53] => Mux~2.IN81
ROM_DATA[53] => Mux~3.IN81
ROM_DATA[54] => Mux~0.IN80
ROM_DATA[54] => Mux~1.IN80
ROM_DATA[54] => Mux~2.IN80
ROM_DATA[54] => Mux~3.IN80
ROM_DATA[55] => Mux~0.IN79
ROM_DATA[55] => Mux~1.IN79
ROM_DATA[55] => Mux~2.IN79
ROM_DATA[55] => Mux~3.IN79
ROM_DATA[56] => Mux~0.IN78
ROM_DATA[56] => Mux~1.IN78
ROM_DATA[56] => Mux~2.IN78
ROM_DATA[56] => Mux~3.IN78
ROM_DATA[57] => Mux~0.IN77
ROM_DATA[57] => Mux~1.IN77
ROM_DATA[57] => Mux~2.IN77
ROM_DATA[57] => Mux~3.IN77
ROM_DATA[58] => Mux~0.IN76
ROM_DATA[58] => Mux~1.IN76
ROM_DATA[58] => Mux~2.IN76
ROM_DATA[58] => Mux~3.IN76
ROM_DATA[59] => Mux~0.IN75
ROM_DATA[59] => Mux~1.IN75
ROM_DATA[59] => Mux~2.IN75
ROM_DATA[59] => Mux~3.IN75
ROM_DATA[60] => Mux~0.IN74
ROM_DATA[60] => Mux~1.IN74
ROM_DATA[60] => Mux~2.IN74
ROM_DATA[60] => Mux~3.IN74
ROM_DATA[61] => Mux~0.IN73
ROM_DATA[61] => Mux~1.IN73
ROM_DATA[61] => Mux~2.IN73
ROM_DATA[61] => Mux~3.IN73
ROM_DATA[62] => Mux~0.IN72
ROM_DATA[62] => Mux~1.IN72
ROM_DATA[62] => Mux~2.IN72
ROM_DATA[62] => Mux~3.IN72
ROM_DATA[63] => Mux~0.IN71
ROM_DATA[63] => Mux~1.IN71
ROM_DATA[63] => Mux~2.IN71
ROM_DATA[63] => Mux~3.IN71
ROM_DATA[64] => Mux~0.IN70
ROM_DATA[64] => Mux~1.IN70
ROM_DATA[64] => Mux~2.IN70
ROM_DATA[64] => Mux~3.IN70
ROM_DATA[65] => Mux~0.IN69
ROM_DATA[65] => Mux~1.IN69
ROM_DATA[65] => Mux~2.IN69
ROM_DATA[65] => Mux~3.IN69
ROM_DATA[66] => Mux~0.IN68
ROM_DATA[66] => Mux~1.IN68
ROM_DATA[66] => Mux~2.IN68
ROM_DATA[66] => Mux~3.IN68
ROM_DATA[67] => Mux~0.IN67
ROM_DATA[67] => Mux~1.IN67
ROM_DATA[67] => Mux~2.IN67
ROM_DATA[67] => Mux~3.IN67
ROM_DATA[68] => Mux~0.IN66
ROM_DATA[68] => Mux~1.IN66
ROM_DATA[68] => Mux~2.IN66
ROM_DATA[68] => Mux~3.IN66
ROM_DATA[69] => Mux~0.IN65
ROM_DATA[69] => Mux~1.IN65
ROM_DATA[69] => Mux~2.IN65
ROM_DATA[69] => Mux~3.IN65
ROM_DATA[70] => Mux~0.IN64
ROM_DATA[70] => Mux~1.IN64
ROM_DATA[70] => Mux~2.IN64
ROM_DATA[70] => Mux~3.IN64
ROM_DATA[71] => Mux~0.IN63
ROM_DATA[71] => Mux~1.IN63
ROM_DATA[71] => Mux~2.IN63
ROM_DATA[71] => Mux~3.IN63
ROM_DATA[72] => Mux~0.IN62
ROM_DATA[72] => Mux~1.IN62
ROM_DATA[72] => Mux~2.IN62
ROM_DATA[72] => Mux~3.IN62
ROM_DATA[73] => Mux~0.IN61
ROM_DATA[73] => Mux~1.IN61
ROM_DATA[73] => Mux~2.IN61
ROM_DATA[73] => Mux~3.IN61
ROM_DATA[74] => Mux~0.IN60
ROM_DATA[74] => Mux~1.IN60
ROM_DATA[74] => Mux~2.IN60
ROM_DATA[74] => Mux~3.IN60
ROM_DATA[75] => Mux~0.IN59
ROM_DATA[75] => Mux~1.IN59
ROM_DATA[75] => Mux~2.IN59
ROM_DATA[75] => Mux~3.IN59
ROM_DATA[76] => Mux~0.IN58
ROM_DATA[76] => Mux~1.IN58
ROM_DATA[76] => Mux~2.IN58
ROM_DATA[76] => Mux~3.IN58
ROM_DATA[77] => Mux~0.IN57
ROM_DATA[77] => Mux~1.IN57
ROM_DATA[77] => Mux~2.IN57
ROM_DATA[77] => Mux~3.IN57
ROM_DATA[78] => Mux~0.IN56
ROM_DATA[78] => Mux~1.IN56
ROM_DATA[78] => Mux~2.IN56
ROM_DATA[78] => Mux~3.IN56
ROM_DATA[79] => Mux~0.IN55
ROM_DATA[79] => Mux~1.IN55
ROM_DATA[79] => Mux~2.IN55
ROM_DATA[79] => Mux~3.IN55
TCK => word_counter[3].CLK
TCK => word_counter[2].CLK
TCK => word_counter[1].CLK
TCK => word_counter[0].CLK
TCK => WORD_SR[3].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[0].CLK
TCK => word_counter[4].CLK
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => WORD_SR[3].ENA
ENA => WORD_SR[2].ENA
ENA => WORD_SR[1].ENA
ENA => WORD_SR[0].ENA
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|SJCRT:inst1
CLK => Q1[4].CLK
CLK => Q1[3].CLK
CLK => Q1[2].CLK
CLK => Q1[1].CLK
CLK => Q1[0].CLK
CLK => data_rom2:u1.inclock
CLK => Q1[5].CLK
DOUT[0] <= data_rom2:u1.q[0]
DOUT[1] <= data_rom2:u1.q[1]
DOUT[2] <= data_rom2:u1.q[2]
DOUT[3] <= data_rom2:u1.q[3]
DOUT[4] <= data_rom2:u1.q[4]
DOUT[5] <= data_rom2:u1.q[5]
DOUT[6] <= data_rom2:u1.q[6]
DOUT[7] <= data_rom2:u1.q[7]


|top|SJCRT:inst1|data_rom2:u1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
inclock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top|SJCRT:inst1|data_rom2:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mls:auto_generated.address_a[0]
address_a[1] => altsyncram_mls:auto_generated.address_a[1]
address_a[2] => altsyncram_mls:auto_generated.address_a[2]
address_a[3] => altsyncram_mls:auto_generated.address_a[3]
address_a[4] => altsyncram_mls:auto_generated.address_a[4]
address_a[5] => altsyncram_mls:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mls:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mls:auto_generated.q_a[0]
q_a[1] <= altsyncram_mls:auto_generated.q_a[1]
q_a[2] <= altsyncram_mls:auto_generated.q_a[2]
q_a[3] <= altsyncram_mls:auto_generated.q_a[3]
q_a[4] <= altsyncram_mls:auto_generated.q_a[4]
q_a[5] <= altsyncram_mls:auto_generated.q_a[5]
q_a[6] <= altsyncram_mls:auto_generated.q_a[6]
q_a[7] <= altsyncram_mls:auto_generated.q_a[7]
q_b[0] <= <UNC>


|top|SJCRT:inst1|data_rom2:u1|altsyncram:altsyncram_component|altsyncram_mls:auto_generated
address_a[0] => altsyncram_bca2:altsyncram1.address_a[0]
address_a[1] => altsyncram_bca2:altsyncram1.address_a[1]
address_a[2] => altsyncram_bca2:altsyncram1.address_a[2]
address_a[3] => altsyncram_bca2:altsyncram1.address_a[3]
address_a[4] => altsyncram_bca2:altsyncram1.address_a[4]
address_a[5] => altsyncram_bca2:altsyncram1.address_a[5]
clock0 => altsyncram_bca2:altsyncram1.clock0
q_a[0] <= altsyncram_bca2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_bca2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_bca2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_bca2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_bca2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_bca2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_bca2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_bca2:altsyncram1.q_a[7]


|top|SJCRT:inst1|data_rom2:u1|altsyncram:altsyncram_component|altsyncram_mls:auto_generated|altsyncram_bca2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT