std_2c35.ptf

nois 2cpu 硬件实现编程

SYSTEM std_2C35
{
   System_Wizard_Version = "6.10";
   System_Wizard_Build = "200";
   WIZARD_SCRIPT_ARGUMENTS 
   {
      device_family = "CYCLONE";
      clock_freq = "85000000";
      generate_hdl = "1";
      generate_sdk = "0";
      do_build_sim = "0";
      board_class = "altera_nios_dev_board_cyclone_2c35";
      CLOCKS 
      {
         CLOCK clk_85
         {
            frequency = "85000000";
            source = "pll_c2";
            Is_Clock_Source = "0";
            display_name = "clk_85";
            pipeline = "0";
            BOARD_COMPONENT altera_nios_dev_board_cyclone_2c35
            {
               component_pin = "use_quartus_pin_assignment";
               pin_assignment = "";
            }
         }
         CLOCK clk_in
         {
            frequency = "50000000";
            source = "External";
            Is_Clock_Source = "0";
            display_name = "clk_in";
            pipeline = "0";
            BOARD_COMPONENT altera_nios_dev_board_cyclone_2c35
            {
               component_pin = "use_quartus_pin_assignment";
               pin_assignment = "";
            }
         }
         CLOCK pll_c1
         {
            frequency = "85000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c1 from pll";
            pipeline = "0";
         }
         CLOCK pll_c0
         {
            frequency = "85000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c0 from pll";
            pipeline = "0";
         }
         CLOCK pll_c2
         {
            frequency = "85000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c2 from pll";
            pipeline = "0";
         }
         CLOCK sram_clk
         {
            frequency = "85000000";
            source = "pll_c0";
            Is_Clock_Source = "0";
            display_name = "sram_clk";
            pipeline = "0";
            BOARD_COMPONENT altera_nios_dev_board_cyclone_2c35
            {
               component_pin = "use_quartus_pin_assignment";
               pin_assignment = "";
            }
         }
         CLOCK write_clk_to_ddr
         {
            frequency = "85000000";
            source = "pll_c1";
            Is_Clock_Source = "0";
            display_name = "write_clk_to_ddr";
            pipeline = "0";
            BOARD_COMPONENT altera_nios_dev_board_cyclone_2c35
            {
               pin_assignment = "";
               component_pin = "use_quartus_pin_assignment";
            }
         }
      }
      hdl_language = "vhdl";
      view_master_priorities = "0";
      name_column_width = "75";
      desc_column_width = "75";
      bustype_column_width = "0";
      base_column_width = "75";
      clock_column_width = "76";
      end_column_width = "75";
      device_family_id = "CYCLONEII";
      view_master_columns = "1";
      BOARD_INFO 
      {
         CONFIGURATION epcs
         {
            length = "";
            menu_position = "2";
            offset = "0x0";
            reference_designator = "U69";
         }
         CONFIGURATION factory
         {
            length = "";
            menu_position = "3";
            offset = "0xE00000";
            reference_designator = "U5";
         }
         CONFIGURATION user
         {
            length = "";
            menu_position = "1";
            offset = "0xC00000";
            reference_designator = "U5";
         }
         JTAG_device_index = "1";
         REFDES U5
         {
            base = "0x01000000";
         }
         REFDES U69
         {
            base = "0x00060000";
         }
         altera_avalon_cfi_flash 
         {
            reference_designators = "U5";
         }
         altera_avalon_epcs_flash_controller 
         {
            reference_designators = "U69";
         }
         class = "altera_nios_dev_board_cyclone_2c35";
         class_version = "1.0";
         device_family = "CYCLONEII";
         quartus_pgm_file = "system/altera_nios_dev_board_cyclone_2c35.sof";
         quartus_project_file = "system/altera_nios_dev_board_cyclone_2c35.qpf";
         reference_designators = "U69,U5";
         sopc_system_file = "system/altera_nios_dev_board_cyclone_2c35.ptf";
      }
      view_frame_window = "93:17:1024:879";
      do_log_history = "0";
      hardcopy_compatible = "0";
      RESETS 
      {
         RESET reset
         {
            BOARD_COMPONENT altera_nios_dev_board_cyclone_2c35
            {
               component_pin = "use_quartus_pin_assignment";
               pin_assignment = "";
            }
         }
         RESET reset_n
         {
            BOARD_COMPONENT altera_nios_dev_board_cyclone_2c35
            {
               pin_assignment = "";
               component_pin = "use_quartus_pin_assignment";
            }
         }
      }
   }
   MODULE cpu
   {
      class = "altera_nios2";
      class_version = "6.05";
      iss_model_name = "altera_nios2";
      HDL_INFO 
      {
         PLI_Files = "";
         Precompiled_Simulation_Library_Files = "";
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/cpu_test_bench.vhd, __PROJECT_DIRECTORY__/cpu_mult_cell.vhd, __PROJECT_DIRECTORY__/cpu_jtag_debug_module.vhd, __PROJECT_DIRECTORY__/cpu_jtag_debug_module_wrapper.vhd, __PROJECT_DIRECTORY__/cpu.vhd";
         Synthesis_Only_Files = "";
      }
      MASTER instruction_master
      {
         PORT_WIRING 
         {
            PORT i_address
            {
               direction = "output";
               type = "address";
               width = "27";
               Is_Enabled = "1";
            }
            PORT i_read
            {
               direction = "output";
               type = "read";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_readdata
            {
               direction = "input";
               type = "readdata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT i_readdatavalid
            {
               direction = "input";
               type = "readdatavalid";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_waitrequest
            {
               direction = "input";
               type = "waitrequest";
               width = "1";
               Is_Enabled = "1";
            }
            PORT jtag_debug_trigout
            {
               width = "1";
               direction = "output";
               Is_Enabled = "0";
            }
            PORT jtag_debug_offchip_trace_clk
            {
               width = "1";
               direction = "output";
               Is_Enabled = "0";
            }
            PORT jtag_debug_offchip_trace_data
            {
               width = "18";
               direction = "output";
               Is_Enabled = "0";
            }
            PORT clk
            {
               Is_Enabled = "1";
               direction = "input";
               type = "clk";
               width = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Data_Width = "32";
            Max_Address_Width = "31";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Is_Readable = "1";
            Is_Writeable = "0";
            Has_IRQ = "0";
            Irq_Scheme = "individual_requests";
            Interrupt_Range = "0-0";
            Is_Enabled = "1";
            Maximum_Burst_Size = "1";
            Burst_On_Burst_Boundaries_Only = "";
            Linewrap_Bursts = "";
            Interleave_Bursts = "";
            Address_Group = "0";
            Adapts_To = "";
            DBS_Big_Endian = "0";
            Is_Big_Endian = "0";
         }
      }
      MASTER tightly_coupled_instruction_master_0
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "0";
            Bus_Type = "avalon";
            Data_Width = "32";
            Max_Address_Width = "31";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Has_IRQ = "0";
            Is_Enabled = "0";
            Connection_Limit = "1";
            Is_Channel = "1";
            DBS_Big_Endian = "0";
            Is_Big_Endian = "0";
         }
      }
      MASTER tightly_coupled_instruction_master_1
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "0";
            Bus_Type = "avalon";
            Data_Width = "32";
            Max_Address_Width = "31";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Is_Readable = "1";
            Is_Writeable = "0";
            Has_IRQ = "0";
            Is_Enabled = "0";
            Connection_Limit = "1";
            Is_Channel = "1";
            Address_Group = "0";
            DBS_Big_Endian = "0";
            Is_Big_Endian = "0";
         }
      }
      MASTER tightly_coupled_instruction_master_2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "0";
            Bus_Type = "avalon";
            Data_Width = "32";
            Max_Address_Width = "31";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Is_Readable = "1";
            Is_Writeable = "0";
            Has_IRQ = "0";
            Is_Enabled = "0";
            Connection_Limit = "1";
            Is_Channel = "1";
            Address_Group = "0";
            DBS_Big_Endian = "0";
            Is_Big_Endian = "0";
         }
      }
      MASTER tightly_coupled_instruction_master_3
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "0";
            Bus_Type = "avalon";
            Data_Width = "32";
            Max_Address_Width = "31";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Is_Readable = "1";
            Is_Writeable = "0";
            Has_IRQ = "0";
            Is_Enabled = "0";
            Connection_Limit = "1";
            Is_Channel = "1";
            Address_Group = "0";
            DBS_Big_Endian = "0";
            Is_Big_Endian = "0";
         }
      }
      MASTER data_master
      {
         PORT_WIRING 
         {
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "0";
            }
            PORT d_address
            {
               direction = "output";
               type = "address";
               width = "27";
               Is_Enabled = "1";
            }
            PORT d_byteenable
            {
               direction = "output";
               type = "byteenable";
               width = "4";
               Is_Enabled = "1";
            }
            PORT d_irq
            {
               direction = "input";
               type = "irq";
               width = "32";
               Is_Enabled = "1";
            }
            PORT d_read
            {
               direction = "output";
               type = "read";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_readdata
            {
               direction = "input";
               type = "readdata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT d_waitrequest
            {
               direction = "input";
               type = "waitrequest";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_write
            {
               direction = "output";
               type = "write";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_writedata
            {
               direction = "output";
               type = "writedata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT jtag_debug_module_debugaccess_to_roms
            {
               direction = "output";
               type = "debugaccess";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "1";
            Bus_Type = "avalon";