mux_3kb.tdf

cyclone II 208c8编写的 图像采集 显示程序。

--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone II" LPM_SIZE=16 LPM_WIDTH=2 LPM_WIDTHS=4 data result sel
--VERSION_BEGIN 5.1 cbx_lpm_mux 2005:04:28:09:25:00:SJ cbx_mgl 2005:10:09:07:39:04:SJ  VERSION_END


--  Copyright (C) 1991-2005 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 20 
SUBDESIGN mux_3kb
( 
	data[31..0]	:	input;
	result[1..0]	:	output;
	sel[3..0]	:	input;
) 
VARIABLE 
	result_node[1..0]	: WIRE;
	sel_ffs_wire[3..0]	: WIRE;
	sel_node[3..0]	: WIRE;
	w_data723w[15..0]	: WIRE;
	w_data763w[3..0]	: WIRE;
	w_data764w[3..0]	: WIRE;
	w_data765w[3..0]	: WIRE;
	w_data766w[3..0]	: WIRE;
	w_data862w[15..0]	: WIRE;
	w_data902w[3..0]	: WIRE;
	w_data903w[3..0]	: WIRE;
	w_data904w[3..0]	: WIRE;
	w_data905w[3..0]	: WIRE;
	w_result759w	: WIRE;
	w_result760w	: WIRE;
	w_result761w	: WIRE;
	w_result762w	: WIRE;
	w_result773w	: WIRE;
	w_result794w	: WIRE;
	w_result811w	: WIRE;
	w_result828w	: WIRE;
	w_result844w	: WIRE;
	w_result898w	: WIRE;
	w_result899w	: WIRE;
	w_result900w	: WIRE;
	w_result901w	: WIRE;
	w_result912w	: WIRE;
	w_result933w	: WIRE;
	w_result950w	: WIRE;
	w_result967w	: WIRE;
	w_result983w	: WIRE;
	w_sel767w[1..0]	: WIRE;
	w_sel906w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( (((w_result899w & sel_node[2..2]) & (! w_result983w)) # (w_result983w & (w_result901w # (! sel_node[2..2])))), (((w_result760w & sel_node[2..2]) & (! w_result844w)) # (w_result844w & (w_result762w # (! sel_node[2..2])))));
	sel_ffs_wire[] = ( sel[3..0]);
	sel_node[] = ( sel_ffs_wire[3..2], sel[1..0]);
	w_data723w[] = ( data[30..30], data[28..28], data[26..26], data[24..24], data[22..22], data[20..20], data[18..18], data[16..16], data[14..14], data[12..12], data[10..10], data[8..8], data[6..6], data[4..4], data[2..2], data[0..0]);
	w_data763w[3..0] = w_data723w[3..0];
	w_data764w[3..0] = w_data723w[7..4];
	w_data765w[3..0] = w_data723w[11..8];
	w_data766w[3..0] = w_data723w[15..12];
	w_data862w[] = ( data[31..31], data[29..29], data[27..27], data[25..25], data[23..23], data[21..21], data[19..19], data[17..17], data[15..15], data[13..13], data[11..11], data[9..9], data[7..7], data[5..5], data[3..3], data[1..1]);
	w_data902w[3..0] = w_data862w[3..0];
	w_data903w[3..0] = w_data862w[7..4];
	w_data904w[3..0] = w_data862w[11..8];
	w_data905w[3..0] = w_data862w[15..12];
	w_result759w = (((w_data763w[1..1] & w_sel767w[0..0]) & (! w_result773w)) # (w_result773w & (w_data763w[3..3] # (! w_sel767w[0..0]))));
	w_result760w = (((w_data764w[1..1] & w_sel767w[0..0]) & (! w_result794w)) # (w_result794w & (w_data764w[3..3] # (! w_sel767w[0..0]))));
	w_result761w = (((w_data765w[1..1] & w_sel767w[0..0]) & (! w_result811w)) # (w_result811w & (w_data765w[3..3] # (! w_sel767w[0..0]))));
	w_result762w = (((w_data766w[1..1] & w_sel767w[0..0]) & (! w_result828w)) # (w_result828w & (w_data766w[3..3] # (! w_sel767w[0..0]))));
	w_result773w = (((w_data763w[0..0] & (! w_sel767w[1..1])) & (! w_sel767w[0..0])) # (w_sel767w[1..1] & (w_sel767w[0..0] # w_data763w[2..2])));
	w_result794w = (((w_data764w[0..0] & (! w_sel767w[1..1])) & (! w_sel767w[0..0])) # (w_sel767w[1..1] & (w_sel767w[0..0] # w_data764w[2..2])));
	w_result811w = (((w_data765w[0..0] & (! w_sel767w[1..1])) & (! w_sel767w[0..0])) # (w_sel767w[1..1] & (w_sel767w[0..0] # w_data765w[2..2])));
	w_result828w = (((w_data766w[0..0] & (! w_sel767w[1..1])) & (! w_sel767w[0..0])) # (w_sel767w[1..1] & (w_sel767w[0..0] # w_data766w[2..2])));
	w_result844w = (((w_result759w & (! sel_node[3..3])) & (! sel_node[2..2])) # (sel_node[3..3] & (sel_node[2..2] # w_result761w)));
	w_result898w = (((w_data902w[1..1] & w_sel906w[0..0]) & (! w_result912w)) # (w_result912w & (w_data902w[3..3] # (! w_sel906w[0..0]))));
	w_result899w = (((w_data903w[1..1] & w_sel906w[0..0]) & (! w_result933w)) # (w_result933w & (w_data903w[3..3] # (! w_sel906w[0..0]))));
	w_result900w = (((w_data904w[1..1] & w_sel906w[0..0]) & (! w_result950w)) # (w_result950w & (w_data904w[3..3] # (! w_sel906w[0..0]))));
	w_result901w = (((w_data905w[1..1] & w_sel906w[0..0]) & (! w_result967w)) # (w_result967w & (w_data905w[3..3] # (! w_sel906w[0..0]))));
	w_result912w = (((w_data902w[0..0] & (! w_sel906w[1..1])) & (! w_sel906w[0..0])) # (w_sel906w[1..1] & (w_sel906w[0..0] # w_data902w[2..2])));
	w_result933w = (((w_data903w[0..0] & (! w_sel906w[1..1])) & (! w_sel906w[0..0])) # (w_sel906w[1..1] & (w_sel906w[0..0] # w_data903w[2..2])));
	w_result950w = (((w_data904w[0..0] & (! w_sel906w[1..1])) & (! w_sel906w[0..0])) # (w_sel906w[1..1] & (w_sel906w[0..0] # w_data904w[2..2])));
	w_result967w = (((w_data905w[0..0] & (! w_sel906w[1..1])) & (! w_sel906w[0..0])) # (w_sel906w[1..1] & (w_sel906w[0..0] # w_data905w[2..2])));
	w_result983w = (((w_result898w & (! sel_node[3..3])) & (! sel_node[2..2])) # (sel_node[3..3] & (sel_node[2..2] # w_result900w)));
	w_sel767w[1..0] = sel_node[1..0];
	w_sel906w[1..0] = sel_node[1..0];
END;
--VALID FILE