adder8.tan.summary

很多vhdl例程代码

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.695 ns
From           : key[3]
To             : key_led:inst1|dout1[3]
From Clock     : 
To Clock       : clock_48M
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.710 ns
From           : key_led:inst1|bin_r[3]
To             : led[3]
From Clock     : clock_48M
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.270 ns
From           : key[4]
To             : key_led:inst1|dout1[4]
From Clock     : 
To Clock       : clock_48M
Failed Paths   : 0

Type           : Clock Setup: 'clock_48M'
Slack          : 13.177 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 146.56 MHz ( period = 6.823 ns )
From           : key_led:inst1|count[9]
To             : key_led:inst1|count[6]
From Clock     : clock_48M
To Clock       : clock_48M
Failed Paths   : 0

Type           : Clock Hold: 'clock_48M'
Slack          : 0.873 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : key_led:inst1|dout1[0]
To             : key_led:inst1|dout2[0]
From Clock     : clock_48M
To Clock       : clock_48M
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------