dled.tan.summary

来自「很多vhdl例程代码」· SUMMARY 代码 · 共 67 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.543 ns
From           : scan_led:inst1|disp_dat[3]
To             : seg[3]
From Clock     : clock_48M
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'clock_48M'
Slack          : 14.715 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 189.21 MHz ( period = 5.285 ns )
From           : int_div:inst|Counter[2]
To             : int_div:inst|Counter[7]
From Clock     : clock_48M
To Clock       : clock_48M
Failed Paths   : 0

Type           : Clock Setup: 'int_div:inst|ClockOut'
Slack          : 16.851 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : Restricted to 275.03 MHz ( period = 3.636 ns )
From           : scan_led:inst1|disp_dat[0]
To             : scan_led:inst1|count[2]
From Clock     : int_div:inst|ClockOut
To Clock       : int_div:inst|ClockOut
Failed Paths   : 0

Type           : Clock Hold: 'int_div:inst|ClockOut'
Slack          : 1.032 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : scan_led:inst1|count[2]
To             : scan_led:inst1|count[2]
From Clock     : int_div:inst|ClockOut
To Clock       : int_div:inst|ClockOut
Failed Paths   : 0

Type           : Clock Hold: 'clock_48M'
Slack          : 1.874 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : int_div:inst|Counter[0]
To             : int_div:inst|Counter[0]
From Clock     : clock_48M
To Clock       : clock_48M
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------