cnt_4b.fit.eqn

很多vhdl例程代码

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_cnt[0] is cnt_4b:inst|cnt[0] at LC_X34_Y5_N6
--operation mode is arithmetic

B1_cnt[0]_lut_out = B1_cnt[0] $ inst5;
B1_cnt[0] = DFFEAS(B1_cnt[0]_lut_out, GLOBAL(D1_ClockOut), VCC, , , , , !key2, );

--B1L3 is cnt_4b:inst|cnt[0]~46 at LC_X34_Y5_N6
--operation mode is arithmetic

B1L3_cout_0 = B1_cnt[0] & inst5;
B1L3 = CARRY(B1L3_cout_0);

--B1L4 is cnt_4b:inst|cnt[0]~46COUT1_62 at LC_X34_Y5_N6
--operation mode is arithmetic

B1L4_cout_1 = B1_cnt[0] & inst5;
B1L4 = CARRY(B1L4_cout_1);


--B1_cnt[1] is cnt_4b:inst|cnt[1] at LC_X34_Y5_N7
--operation mode is arithmetic

B1_cnt[1]_lut_out = B1_cnt[1] $ (B1L3);
B1_cnt[1] = DFFEAS(B1_cnt[1]_lut_out, GLOBAL(D1_ClockOut), VCC, , , , , !key2, );

--B1L6 is cnt_4b:inst|cnt[1]~50 at LC_X34_Y5_N7
--operation mode is arithmetic

B1L6_cout_0 = !B1L3 # !B1_cnt[1];
B1L6 = CARRY(B1L6_cout_0);

--B1L7 is cnt_4b:inst|cnt[1]~50COUT1 at LC_X34_Y5_N7
--operation mode is arithmetic

B1L7_cout_1 = !B1L4 # !B1_cnt[1];
B1L7 = CARRY(B1L7_cout_1);


--B1_cnt[2] is cnt_4b:inst|cnt[2] at LC_X34_Y5_N8
--operation mode is arithmetic

B1_cnt[2]_lut_out = B1_cnt[2] $ !B1L6;
B1_cnt[2] = DFFEAS(B1_cnt[2]_lut_out, GLOBAL(D1_ClockOut), VCC, , , , , !key2, );

--B1L9 is cnt_4b:inst|cnt[2]~54 at LC_X34_Y5_N8
--operation mode is arithmetic

B1L9_cout_0 = B1_cnt[2] & !B1L6;
B1L9 = CARRY(B1L9_cout_0);

--B1L01 is cnt_4b:inst|cnt[2]~54COUT1_63 at LC_X34_Y5_N8
--operation mode is arithmetic

B1L01_cout_1 = B1_cnt[2] & !B1L7;
B1L01 = CARRY(B1L01_cout_1);


--B1_cnt[3] is cnt_4b:inst|cnt[3] at LC_X34_Y5_N9
--operation mode is normal

B1_cnt[3]_lut_out = B1_cnt[3] $ (B1L9);
B1_cnt[3] = DFFEAS(B1_cnt[3]_lut_out, GLOBAL(D1_ClockOut), VCC, , , , , !key2, );


--B1L21 is cnt_4b:inst|cout~27 at LC_X34_Y5_N4
--operation mode is normal

B1L21 = B1_cnt[1] & B1_cnt[2] & B1_cnt[3] & B1_cnt[0];


--inst5 is inst5 at LC_X34_Y5_N5
--operation mode is normal

inst5_lut_out = !inst5;
inst5 = DFFEAS(inst5_lut_out, key1, VCC, , , , , , );


--C1L7 is decl7s:inst1|seg[6]~103 at LC_X34_Y5_N1
--operation mode is normal

C1L7 = B1_cnt[0] & (B1_cnt[3] # B1_cnt[1] $ B1_cnt[2]) # !B1_cnt[0] & (B1_cnt[1] # B1_cnt[2] $ B1_cnt[3]);


--C1L6 is decl7s:inst1|seg[5]~104 at LC_X34_Y5_N2
--operation mode is normal

C1L6 = B1_cnt[1] & !B1_cnt[3] & (B1_cnt[0] # !B1_cnt[2]) # !B1_cnt[1] & B1_cnt[0] & (B1_cnt[2] $ !B1_cnt[3]);


--C1L5 is decl7s:inst1|seg[4]~105 at LC_X34_Y5_N3
--operation mode is normal

C1L5 = B1_cnt[1] & (!B1_cnt[3] & B1_cnt[0]) # !B1_cnt[1] & (B1_cnt[2] & !B1_cnt[3] # !B1_cnt[2] & (B1_cnt[0]));


--C1L4 is decl7s:inst1|seg[3]~106 at LC_X34_Y5_N0
--operation mode is normal

C1L4 = B1_cnt[1] & (B1_cnt[2] & (B1_cnt[0]) # !B1_cnt[2] & B1_cnt[3] & !B1_cnt[0]) # !B1_cnt[1] & !B1_cnt[3] & (B1_cnt[2] $ B1_cnt[0]);


--C1L3 is decl7s:inst1|seg[2]~107 at LC_X34_Y13_N4
--operation mode is normal

C1L3 = B1_cnt[3] & B1_cnt[2] & (B1_cnt[1] # !B1_cnt[0]) # !B1_cnt[3] & B1_cnt[1] & !B1_cnt[0] & !B1_cnt[2];


--C1L2 is decl7s:inst1|seg[1]~108 at LC_X34_Y13_N5
--operation mode is normal

C1L2 = B1_cnt[3] & (B1_cnt[0] & B1_cnt[1] # !B1_cnt[0] & (B1_cnt[2])) # !B1_cnt[3] & B1_cnt[2] & (B1_cnt[1] $ B1_cnt[0]);


--C1L1 is decl7s:inst1|seg[0]~109 at LC_X34_Y13_N2
--operation mode is normal

C1L1 = B1_cnt[3] & B1_cnt[0] & (B1_cnt[1] $ B1_cnt[2]) # !B1_cnt[3] & !B1_cnt[1] & (B1_cnt[0] $ B1_cnt[2]);


--D1_Temp1 is int_div:inst14|Temp1 at LC_X8_Y10_N3
--operation mode is normal

D1_Temp1_lut_out = !D1_Temp1;
D1_Temp1 = DFFEAS(D1_Temp1_lut_out, GLOBAL(clock_48M), VCC, , D1L001, , , , );


--D1_Temp2 is int_div:inst14|Temp2 at LC_X8_Y10_N2
--operation mode is normal

D1_Temp2_lut_out = !D1_Temp2;
D1_Temp2 = DFFEAS(D1_Temp2_lut_out, !GLOBAL(clock_48M), VCC, , D1L101, , , , );


--D1_ClockOut is int_div:inst14|ClockOut at LC_X8_Y10_N5
--operation mode is normal

D1_ClockOut = D1_Temp2 $ D1_Temp1;


--D1_Counter[23] is int_div:inst14|Counter[23] at LC_X12_Y7_N9
--operation mode is normal

D1_Counter[23]_lut_out = !D1L001 & D1L7;
D1_Counter[23] = DFFEAS(D1_Counter[23]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1_Counter[20] is int_div:inst14|Counter[20] at LC_X13_Y8_N8
--operation mode is normal

D1_Counter[20]_lut_out = D1L01 & !D1L001;
D1_Counter[20] = DFFEAS(D1_Counter[20]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1L201 is int_div:inst14|reduce_nor~318 at LC_X13_Y8_N2
--operation mode is normal

D1_Counter[24]_qfbk = D1_Counter[24];
D1L201 = D1_Counter[21] # D1_Counter[24]_qfbk # !D1_Counter[20] # !D1_Counter[23];

--D1_Counter[24] is int_div:inst14|Counter[24] at LC_X13_Y8_N2
--operation mode is normal

D1_Counter[24] = DFFEAS(D1L201, GLOBAL(clock_48M), VCC, , , D1L1, , , VCC);


--D1_Counter[14] is int_div:inst14|Counter[14] at LC_X13_Y8_N4
--operation mode is normal

D1_Counter[14]_lut_out = !D1L001 & (D1L71);
D1_Counter[14] = DFFEAS(D1_Counter[14]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1_Counter[11] is int_div:inst14|Counter[11] at LC_X13_Y9_N9
--operation mode is normal

D1_Counter[11]_lut_out = !D1L001 & D1L02;
D1_Counter[11] = DFFEAS(D1_Counter[11]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1L301 is int_div:inst14|reduce_nor~319 at LC_X13_Y9_N4
--operation mode is normal

D1_Counter[17]_qfbk = D1_Counter[17];
D1L301 = D1_Counter[17]_qfbk # D1_Counter[12] # !D1_Counter[14] # !D1_Counter[11];

--D1_Counter[17] is int_div:inst14|Counter[17] at LC_X13_Y9_N4
--operation mode is normal

D1_Counter[17] = DFFEAS(D1L301, GLOBAL(clock_48M), VCC, , , D1L31, , , VCC);


--D1_Counter[10] is int_div:inst14|Counter[10] at LC_X13_Y9_N6
--operation mode is normal

D1_Counter[10]_lut_out = !D1L001 & D1L32;
D1_Counter[10] = DFFEAS(D1_Counter[10]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1_Counter[6] is int_div:inst14|Counter[6] at LC_X13_Y9_N5
--operation mode is normal

D1_Counter[6]_lut_out = D1L13;
D1_Counter[6] = DFFEAS(D1_Counter[6]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1L401 is int_div:inst14|reduce_nor~320 at LC_X13_Y9_N3
--operation mode is normal

D1_Counter[8]_qfbk = D1_Counter[8];
D1L401 = D1_Counter[10] # !D1_Counter[6] # !D1_Counter[8]_qfbk # !D1_Counter[7];

--D1_Counter[8] is int_div:inst14|Counter[8] at LC_X13_Y9_N3
--operation mode is normal

D1_Counter[8] = DFFEAS(D1L401, GLOBAL(clock_48M), VCC, , , D1L62, , , VCC);


--D1_Counter[3] is int_div:inst14|Counter[3] at LC_X11_Y9_N2
--operation mode is normal

D1_Counter[3]_lut_out = GND;
D1_Counter[3] = DFFEAS(D1_Counter[3]_lut_out, GLOBAL(clock_48M), VCC, , , D1L04, , , VCC);


--D1_Counter[2] is int_div:inst14|Counter[2] at LC_X11_Y9_N0
--operation mode is normal

D1_Counter[2]_lut_out = D1L34;
D1_Counter[2] = DFFEAS(D1_Counter[2]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1L501 is int_div:inst14|reduce_nor~321 at LC_X11_Y9_N6
--operation mode is normal

D1_Counter[5]_qfbk = D1_Counter[5];
D1L501 = !D1_Counter[2] # !D1_Counter[5]_qfbk # !D1_Counter[4] # !D1_Counter[3];

--D1_Counter[5] is int_div:inst14|Counter[5] at LC_X11_Y9_N6
--operation mode is normal

D1_Counter[5] = DFFEAS(D1L501, GLOBAL(clock_48M), VCC, , , D1L43, , , VCC);


--D1_Counter[25] is int_div:inst14|Counter[25] at LC_X12_Y7_N8
--operation mode is normal

D1_Counter[25]_lut_out = !D1L001 & D1L84;
D1_Counter[25] = DFFEAS(D1_Counter[25]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1L601 is int_div:inst14|reduce_nor~322 at LC_X12_Y9_N0
--operation mode is normal

D1_Counter[0]_qfbk = D1_Counter[0];
D1L601 = !D1_Counter[0]_qfbk # !D1_Counter[25];

--D1_Counter[0] is int_div:inst14|Counter[0] at LC_X12_Y9_N0
--operation mode is normal

D1_Counter[0] = DFFEAS(D1L601, GLOBAL(clock_48M), VCC, , , D1L54, , , VCC);


--D1L701 is int_div:inst14|reduce_nor~323 at LC_X12_Y9_N1
--operation mode is normal

D1_Counter[1]_qfbk = D1_Counter[1];
D1L701 = D1L401 # D1L501 # D1L601 # !D1_Counter[1]_qfbk;

--D1_Counter[1] is int_div:inst14|Counter[1] at LC_X12_Y9_N1
--operation mode is normal

D1_Counter[1] = DFFEAS(D1L701, GLOBAL(clock_48M), VCC, , , D1L94, , , VCC);


--D1_Counter[22] is int_div:inst14|Counter[22] at LC_X13_Y8_N0
--operation mode is normal

D1_Counter[22]_lut_out = !D1L001 & (D1L25);
D1_Counter[22] = DFFEAS(D1_Counter[22]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1_Counter[19] is int_div:inst14|Counter[19] at LC_X13_Y8_N6
--operation mode is normal

D1_Counter[19]_lut_out = D1L45 & !D1L001;
D1_Counter[19] = DFFEAS(D1_Counter[19]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1_Counter[18] is int_div:inst14|Counter[18] at LC_X13_Y8_N1
--operation mode is normal

D1_Counter[18]_lut_out = !D1L001 & (D1L75);
D1_Counter[18] = DFFEAS(D1_Counter[18]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1L801 is int_div:inst14|reduce_nor~324 at LC_X13_Y8_N9
--operation mode is normal

D1_Counter[16]_qfbk = D1_Counter[16];
D1L801 = D1_Counter[18] & D1_Counter[22] & !D1_Counter[16]_qfbk & D1_Counter[19];

--D1_Counter[16] is int_div:inst14|Counter[16] at LC_X13_Y8_N9
--operation mode is normal

D1_Counter[16] = DFFEAS(D1L801, GLOBAL(clock_48M), VCC, , , D1L06, , , VCC);


--D1_Counter[13] is int_div:inst14|Counter[13] at LC_X13_Y8_N3
--operation mode is normal

D1_Counter[13]_lut_out = D1L36 & !D1L001;
D1_Counter[13] = DFFEAS(D1_Counter[13]_lut_out, GLOBAL(clock_48M), VCC, , , , , , );


--D1_Counter[15] is int_div:inst14|Counter[15] at LC_X11_Y8_N2
--operation mode is normal

D1_Counter[15]_lut_out = GND;
D1_Counter[15] = DFFEAS(D1_Counter[15]_lut_out, GLOBAL(clock_48M), VCC, , , D1L96, , , VCC);


--D1L901 is int_div:inst14|reduce_nor~325 at LC_X13_Y8_N7
--operation mode is normal

D1_Counter[9]_qfbk = D1_Counter[9];
D1L901 = D1L801 & D1_Counter[13] & D1_Counter[9]_qfbk & !D1_Counter[15];

--D1_Counter[9] is int_div:inst14|Counter[9] at LC_X13_Y8_N7
--operation mode is normal

D1_Counter[9] = DFFEAS(D1L901, GLOBAL(clock_48M), VCC, , , D1L66, , , VCC);


--D1L001 is int_div:inst14|reduce_nor~0 at LC_X13_Y8_N5
--operation mode is normal

D1L001 = D1L901 & !D1L701 & !D1L201 & !D1L301;


--D1L011 is int_div:inst14|reduce_nor~326 at LC_X13_Y9_N0
--operation mode is normal

D1_Counter[21]_qfbk = D1_Counter[21];
D1L011 = D1_Counter[23] # D1_Counter[20] # !D1_Counter[21]_qfbk # !D1_Counter[24];

--D1_Counter[21] is int_div:inst14|Counter[21] at LC_X13_Y9_N0
--operation mode is normal

D1_Counter[21] = DFFEAS(D1L011, GLOBAL(clock_48M), VCC, , , D1L4, , , VCC);


--D1L111 is int_div:inst14|reduce_nor~327 at LC_X13_Y9_N2
--operation mode is normal

D1_Counter[12]_qfbk = D1_Counter[12];
D1L111 = D1_Counter[14] # D1_Counter[11] # !D1_Counter[12]_qfbk # !D1_Counter[17];

--D1_Counter[12] is int_div:inst14|Counter[12] at LC_X13_Y9_N2
--operation mode is normal

D1_Counter[12] = DFFEAS(D1L111, GLOBAL(clock_48M), VCC, , , D1L51, , , VCC);


--D1L211 is int_div:inst14|reduce_nor~328 at LC_X13_Y9_N7
--operation mode is normal

D1_Counter[7]_qfbk = D1_Counter[7];
D1L211 = D1_Counter[8] # D1_Counter[7]_qfbk # D1_Counter[6] # !D1_Counter[10];

--D1_Counter[7] is int_div:inst14|Counter[7] at LC_X13_Y9_N7
--operation mode is normal

D1_Counter[7] = DFFEAS(D1L211, GLOBAL(clock_48M), VCC, , , D1L92, , , VCC);


--D1L311 is int_div:inst14|reduce_nor~329 at LC_X11_Y9_N5
--operation mode is normal

D1_Counter[4]_qfbk = D1_Counter[4];
D1L311 = D1_Counter[3] # D1_Counter[2] # D1_Counter[4]_qfbk # D1_Counter[5];

--D1_Counter[4] is int_div:inst14|Counter[4] at LC_X11_Y9_N5
--operation mode is normal

D1_Counter[4] = DFFEAS(D1L311, GLOBAL(clock_48M), VCC, , , D1L73, , , VCC);


--D1L411 is int_div:inst14|reduce_nor~330 at LC_X13_Y7_N2
--operation mode is normal

D1L411 = D1_Counter[0] # D1_Counter[25];


--D1L511 is int_div:inst14|reduce_nor~331 at LC_X13_Y9_N8
--operation mode is normal

D1L511 = D1_Counter[1] # D1L411 # D1L211 # D1L311;


--D1L101 is int_div:inst14|reduce_nor~1 at LC_X13_Y9_N1
--operation mode is normal

D1L101 = D1L901 & !D1L011 & !D1L111 & !D1L511;


--D1L1 is int_div:inst14|add~391 at LC_X12_Y7_N6
--operation mode is arithmetic

D1L1_carry_eqn = (!D1L35 & D1L8) # (D1L35 & D1L9);
D1L1 = D1_Counter[24] $ (!D1L1_carry_eqn);

--D1L2 is int_div:inst14|add~393 at LC_X12_Y7_N6
--operation mode is arithmetic

D1L2_cout_0 = D1_Counter[24] & (!D1L8);
D1L2 = CARRY(D1L2_cout_0);

--D1L3 is int_div:inst14|add~393COUT1_541 at LC_X12_Y7_N6
--operation mode is arithmetic

D1L3_cout_1 = D1_Counter[24] & (!D1L9);
D1L3 = CARRY(D1L3_cout_1);


--D1L4 is int_div:inst14|add~396 at LC_X12_Y7_N3
--operation mode is arithmetic

D1L4_carry_eqn = (!D1L41 & D1L11) # (D1L41 & D1L21);
D1L4 = D1_Counter[21] $ D1L4_carry_eqn;

--D1L5 is int_div:inst14|add~398 at LC_X12_Y7_N3
--operation mode is arithmetic

D1L5_cout_0 = !D1L11 # !D1_Counter[21];
D1L5 = CARRY(D1L5_cout_0);

--D1L6 is int_div:inst14|add~398COUT1_539 at LC_X12_Y7_N3
--operation mode is arithmetic

D1L6_cout_1 = !D1L21 # !D1_Counter[21];
D1L6 = CARRY(D1L6_cout_1);


--D1L7 is int_div:inst14|add~401 at LC_X12_Y7_N5
--operation mode is arithmetic

D1L7_carry_eqn = D1L35;
D1L7 = D1_Counter[23] $ (D1L7_carry_eqn);

--D1L8 is int_div:inst14|add~403 at LC_X12_Y7_N5
--operation mode is arithmetic

D1L8_cout_0 = !D1L35 # !D1_Counter[23];
D1L8 = CARRY(D1L8_cout_0);

--D1L9 is int_div:inst14|add~403COUT1_540 at LC_X12_Y7_N5
--operation mode is arithmetic

D1L9_cout_1 = !D1L35 # !D1_Counter[23];
D1L9 = CARRY(D1L9_cout_1);


--D1L01 is int_div:inst14|add~406 at LC_X12_Y7_N2
--operation mode is arithmetic

D1L01_carry_eqn = (!D1L41 & D1L55) # (D1L41 & D1L65);
D1L01 = D1_Counter[20] $ (!D1L01_carry_eqn);

--D1L11 is int_div:inst14|add~408 at LC_X12_Y7_N2
--operation mode is arithmetic

D1L11_cout_0 = D1_Counter[20] & (!D1L55);
D1L11 = CARRY(D1L11_cout_0);

--D1L21 is int_div:inst14|add~408COUT1_538 at LC_X12_Y7_N2
--operation mode is arithmetic

D1L21_cout_1 = D1_Counter[20] & (!D1L65);
D1L21 = CARRY(D1L21_cout_1);


--D1L31 is int_div:inst14|add~411 at LC_X12_Y8_N9
--operation mode is arithmetic

D1L31_carry_eqn = (!D1L61 & D1L16) # (D1L61 & D1L26);
D1L31 = D1_Counter[17] $ (D1L31_carry_eqn);