full_add.map.eqn

很多vhdl例程代码

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--inst3 is inst3
--operation mode is normal

inst3_lut_out = !inst3;
inst3 = DFFEAS(inst3_lut_out, key1, VCC, , , , , , );


--inst2 is inst2
--operation mode is normal

inst2_lut_out = !inst2;
inst2 = DFFEAS(inst2_lut_out, key2, VCC, , , , , , );


--inst1 is inst1
--operation mode is normal

inst1_lut_out = !inst1;
inst1 = DFFEAS(inst1_lut_out, key3, VCC, , , , , , );


--B1L1 is fulladd:inst|add~91
--operation mode is normal

B1L1 = inst3 $ inst2 $ inst1;


--B1L2 is fulladd:inst|add~92
--operation mode is normal

B1L2 = inst3 & (inst2 # inst1) # !inst3 & inst2 & inst1;


--key1 is key1
--operation mode is input

key1 = INPUT();


--key2 is key2
--operation mode is input

key2 = INPUT();


--key3 is key3
--operation mode is input

key3 = INPUT();


--sum is sum
--operation mode is output

sum = OUTPUT(!B1L1);


--cout is cout
--operation mode is output

cout = OUTPUT(!B1L2);


--led1 is led1
--operation mode is output

led1 = OUTPUT(!inst3);


--led2 is led2
--operation mode is output

led2 = OUTPUT(!inst2);


--led3 is led3
--operation mode is output

led3 = OUTPUT(!inst1);