reggate.vhd

来自「PictureBrowser 是基于Altera 的DE2 开发板设计图像浏览器」· VHDL 代码 · 共 31 行

-- Modified 4/19/2007
-- Ian Roth

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity reggate is

  port (
	clk, reset_n : in std_logic;
	input : in signed(31 downto 0);
	enable : in std_logic;
	output : out signed(31 downto 0)
  );

end reggate;

architecture behavior of reggate is
begin
  process (clk, reset_n, enable)
  begin
	if reset_n = '0' then
	  output <= "00000000000000000000000000000000";
	elsif clk'event and clk = '1' then
	  if enable = '1' then
	    output <= input;
	  end if;
	end if;
  end process;
end behavior;