📄 reggate.vhd
字号:
-- Modified 4/19/2007-- Ian Rothlibrary ieee;use ieee.std_logic_1164.all;use ieee.std_logic_arith.all;entity reggate is port ( clk, reset_n : in std_logic; input : in signed(31 downto 0); enable : in std_logic; output : out signed(31 downto 0) );end reggate;architecture behavior of reggate isbegin process (clk, reset_n, enable) begin if reset_n = '0' then output <= "00000000000000000000000000000000"; elsif clk'event and clk = '1' then if enable = '1' then output <= input; end if; end if; end process;end behavior;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -