jiaotongdeng.map.eqn

交通灯VHDL设计

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L4 is product~0
--operation mode is normal

A1L4 = a & b;

--A1L5 is product~8
--operation mode is normal

A1L5 = a & b;


--a is a
--operation mode is input

a = INPUT();


--b is b
--operation mode is input

b = INPUT();


--product is product
--operation mode is output

product = OUTPUT(!A1L4);