📄 ex9.rpt
字号:
cpldfit: version E.38 Xilinx Inc.
Fitter Report
Design Name: ex9 Date: 3-12-2008, 12:03PM
Device Used: XC9572-7-PC84
Fitting Status: Successful
**************************** Resource Summary ****************************
Macrocells Product Terms Registers Pins Function Block
Used Used Used Used Inputs Used
11 /72 ( 15%) 29 /360 ( 8%) 11 /72 ( 15%) 11 /69 ( 15%) 18 /144 ( 12%)
PIN RESOURCES:
Signal Type Required Mapped | Pin Type Used Remaining
------------------------------------|---------------------------------------
Input : 8 8 | I/O : 10 53
Output : 2 2 | GCK/IO : 1 2
Bidirectional : 0 0 | GTS/IO : 0 2
GCK : 1 1 | GSR/IO : 0 1
GTS : 0 0 |
GSR : 0 0 |
---- ----
Total 11 11
MACROCELL RESOURCES:
Total Macrocells Available 72
Registered Macrocells 11
Non-registered Macrocell driving I/O 0
GLOBAL RESOURCES:
Signal 'clk' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.
POWER DATA:
There are 11 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 11 macrocells used (MC).
End of Resource Summary
***************Resources Used by Successfully Mapped Logic******************
** LOGIC **
Signal Total Signals Loc Pwr Slew Pin Pin Pin
Name Pt Used Mode Rate # Type Use
cnt 2 2 FB4_12 STD 58 I/O (b)
cnt8<0> 1 9 FB4_9 STD 50 I/O (b)
cnt8<1> 2 9 FB4_11 STD 53 I/O (b)
cnt8<2> 3 9 FB4_15 STD 65 I/O (b)
cnt8<3> 4 9 FB4_17 STD 66 I/O (b)
cnt8<4> 5 9 FB4_18 STD (b) (b)
cnt8<5> 4 9 FB4_16 STD 62 I/O (b)
cnt8<6> 3 9 FB4_13 STD 61 I/O (b)
cnt8<7> 2 9 FB4_10 STD 57 I/O (b)
fout 2 2 FB4_14 STD FAST 56 I/O O
pfull 1 8 FB4_4 STD FAST 52 I/O O
** INPUTS **
Signal Loc Pin Pin Pin
Name # Type Use
clk FB1_11 10 GCK/I/O GCK
d<0> FB1_13 20 I/O I
d<1> FB1_16 23 I/O I
d<2> FB1_18 24 I/O I
d<3> FB3_1 25 I/O I
d<4> FB3_9 26 I/O I
d<5> FB3_3 31 I/O I
d<6> FB3_6 34 I/O I
d<7> FB3_4 32 I/O I
End of Resources Used by Successfully Mapped Logic
*********************Function Block Resource Summary***********************
Function # of FB Inputs Signals Total O/IO IO
Block Macrocells Used Used Pt Used Req Avail
FB1 0 0 0 0 0/0 18
FB2 0 0 0 0 0/0 17
FB3 0 0 0 0 0/0 17
FB4 11 18 18 29 2/0 17
---- ----- ----- -----
11 29 2/0 69
*********************************** FB1 ***********************************
Number of function block inputs used/remaining: 0/36
Number of signals used by logic mapping into function block: 0
Signal Total Imp Exp Unused Loc Pwr Pin Pin Pin
Name Pt Pt Pt Pt Mode # Type Use
(unused) 0 0 0 5 FB1_1 4 I/O
(unused) 0 0 0 5 FB1_2 1 I/O
(unused) 0 0 0 5 FB1_3 6 I/O
(unused) 0 0 0 5 FB1_4 7 I/O
(unused) 0 0 0 5 FB1_5 2 I/O
(unused) 0 0 0 5 FB1_6 3 I/O
(unused) 0 0 0 5 FB1_7 11 I/O
(unused) 0 0 0 5 FB1_8 5 I/O
(unused) 0 0 0 5 FB1_9 9 GCK/I/O
(unused) 0 0 0 5 FB1_10 13 I/O
(unused) 0 0 0 5 FB1_11 10 GCK/I/O GCK
(unused) 0 0 0 5 FB1_12 18 I/O
(unused) 0 0 0 5 FB1_13 20 I/O I
(unused) 0 0 0 5 FB1_14 12 GCK/I/O
(unused) 0 0 0 5 FB1_15 14 I/O
(unused) 0 0 0 5 FB1_16 23 I/O I
(unused) 0 0 0 5 FB1_17 15 I/O
(unused) 0 0 0 5 FB1_18 24 I/O I
Legend:
Total Pt - Total product terms used by the macrocell signal
Imp Pt - Product terms imported from other macrocells
Exp Pt - Product terms exported to other macrocells
in direction shown
Unused Pt - Unused local product terms remaining in macrocell
Loc - Location where logic was mapped in device
Pwr Mode - Macrocell power mode
Pin Type/Use - I - Input GCK/FCLK - Global clock
O - Output GTS/FOE - Global 3state/output-enable
(b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
The number of Signals Used may exceed the number of FB Inputs Used due
to wire-ANDing in the switch matrix.
*********************************** FB2 ***********************************
Number of function block inputs used/remaining: 0/36
Number of signals used by logic mapping into function block: 0
Signal Total Imp Exp Unused Loc Pwr Pin Pin Pin
Name Pt Pt Pt Pt Mode # Type Use
(unused) 0 0 0 5 FB2_1 63 I/O
(unused) 0 0 0 5 FB2_2 69 I/O
(unused) 0 0 0 5 FB2_3 67 I/O
(unused) 0 0 0 5 FB2_4 68 I/O
(unused) 0 0 0 5 FB2_5 70 I/O
(unused) 0 0 0 5 FB2_6 71 I/O
(unused) 0 0 0 5 FB2_7 76 GTS/I/O
(unused) 0 0 0 5 FB2_8 72 I/O
(unused) 0 0 0 5 FB2_9 74 GSR/I/O
(unused) 0 0 0 5 FB2_10 75 I/O
(unused) 0 0 0 5 FB2_11 77 GTS/I/O
(unused) 0 0 0 5 FB2_12 79 I/O
(unused) 0 0 0 5 FB2_13 80 I/O
(unused) 0 0 0 5 FB2_14 81 I/O
(unused) 0 0 0 5 FB2_15 83 I/O
(unused) 0 0 0 5 FB2_16 82 I/O
(unused) 0 0 0 5 FB2_17 84 I/O
(unused) 0 0 0 5 FB2_18 (b)
Legend:
Total Pt - Total product terms used by the macrocell signal
Imp Pt - Product terms imported from other macrocells
Exp Pt - Product terms exported to other macrocells
in direction shown
Unused Pt - Unused local product terms remaining in macrocell
Loc - Location where logic was mapped in device
Pwr Mode - Macrocell power mode
Pin Type/Use - I - Input GCK/FCLK - Global clock
O - Output GTS/FOE - Global 3state/output-enable
(b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
The number of Signals Used may exceed the number of FB Inputs Used due
to wire-ANDing in the switch matrix.
*********************************** FB3 ***********************************
Number of function block inputs used/remaining: 0/36
Number of signals used by logic mapping into function block: 0
Signal Total Imp Exp Unused Loc Pwr Pin Pin Pin
Name Pt Pt Pt Pt Mode # Type Use
(unused) 0 0 0 5 FB3_1 25 I/O I
(unused) 0 0 0 5 FB3_2 17 I/O
(unused) 0 0 0 5 FB3_3 31 I/O I
(unused) 0 0 0 5 FB3_4 32 I/O I
(unused) 0 0 0 5 FB3_5 19 I/O
(unused) 0 0 0 5 FB3_6 34 I/O I
(unused) 0 0 0 5 FB3_7 35 I/O
(unused) 0 0 0 5 FB3_8 21 I/O
(unused) 0 0 0 5 FB3_9 26 I/O I
(unused) 0 0 0 5 FB3_10 40 I/O
(unused) 0 0 0 5 FB3_11 33 I/O
(unused) 0 0 0 5 FB3_12 41 I/O
(unused) 0 0 0 5 FB3_13 43 I/O
(unused) 0 0 0 5 FB3_14 36 I/O
(unused) 0 0 0 5 FB3_15 37 I/O
(unused) 0 0 0 5 FB3_16 45 I/O
(unused) 0 0 0 5 FB3_17 39 I/O
(unused) 0 0 0 5 FB3_18 (b)
Legend:
Total Pt - Total product terms used by the macrocell signal
Imp Pt - Product terms imported from other macrocells
Exp Pt - Product terms exported to other macrocells
in direction shown
Unused Pt - Unused local product terms remaining in macrocell
Loc - Location where logic was mapped in device
Pwr Mode - Macrocell power mode
Pin Type/Use - I - Input GCK/FCLK - Global clock
O - Output GTS/FOE - Global 3state/output-enable
(b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
The number of Signals Used may exceed the number of FB Inputs Used due
to wire-ANDing in the switch matrix.
*********************************** FB4 ***********************************
Number of function block inputs used/remaining: 18/18
Number of signals used by logic mapping into function block: 18
Signal Total Imp Exp Unused Loc Pwr Pin Pin Pin
Name Pt Pt Pt Pt Mode # Type Use
(unused) 0 0 0 5 FB4_1 46 I/O
(unused) 0 0 0 5 FB4_2 44 I/O
(unused) 0 0 0 5 FB4_3 51 I/O
pfull 1 0 0 4 FB4_4 STD 52 I/O O
(unused) 0 0 0 5 FB4_5 47 I/O
(unused) 0 0 0 5 FB4_6 54 I/O
(unused) 0 0 0 5 FB4_7 55 I/O
(unused) 0 0 0 5 FB4_8 48 I/O
cnt8<0> 1 0 0 4 FB4_9 STD 50 I/O (b)
cnt8<7> 2 0 0 3 FB4_10 STD 57 I/O (b)
cnt8<1> 2 0 0 3 FB4_11 STD 53 I/O (b)
cnt 2 0 0 3 FB4_12 STD 58 I/O (b)
cnt8<6> 3 0 0 2 FB4_13 STD 61 I/O (b)
fout 2 0 0 3 FB4_14 STD 56 I/O O
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -