ex4.vm6

来自「[VHDL经典设计26例]--在xilinx芯片上调试通过--[01--1位全加」· VM6 代码 · 共 375 行 · 第 1/2 页

NDS Database:  version E.38

NDS_INFO | xc9500 | 957284 | XC9572-7-PC84

DEVICE | 9572 | 957284 | 

NETWORK | ex4 | 0 | 0 | 209731591

INPUT_INSTANCE | 0 | 0 | NULL | N_A<2> | EX4_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<2> | 552 | PI | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | N_A<1> | EX4_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<1> | 553 | PI | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | N_A<3> | EX4_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<3> | 554 | PI | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | N_A<0> | EX4_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<0> | 555 | PI | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+OptxMapped | C0/N106 | EX4_COPY_0_COPY_0 | 2155872512 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | C0/N106 | 538 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N106.Q | C0/N106 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | C0/N106.UIM | 584 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N106.Q | C0/N106 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | C0/N106.SI | C0/N106 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | C0/N106.D1 | 557 | ? | 0 | 4096 | C0/N106 | NULL | NULL | C0/N106.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | C0/N106.D2 | 558 | ? | 0 | 4096 | C0/N106 | NULL | NULL | C0/N106.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_A<2> | IV_TRUE | N_A<1> | IV_TRUE | N_A<3>
SPPTERM | 3 | IV_TRUE | N_A<2> | IV_TRUE | N_A<3> | IV_FALSE | N_A<0>
SPPTERM | 4 | IV_FALSE | N_A<2> | IV_TRUE | N_A<1> | IV_FALSE | N_A<3> | IV_FALSE | N_A<0>

SRFF_INSTANCE | C0/N106.REG | C0/N106 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | C0/N106.D | 556 | ? | 0 | 0 | C0/N106 | NULL | NULL | C0/N106.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | C0/N106.Q | 559 | ? | 0 | 0 | C0/N106 | NULL | NULL | C0/N106.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | C0/N124 | EX4_COPY_0_COPY_0 | 2155872512 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | C0/N124 | 539 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N124.Q | C0/N124 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | C0/N124.UIM | 585 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N124.Q | C0/N124 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | C0/N124.SI | C0/N124 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | C0/N124.D1 | 561 | ? | 0 | 4096 | C0/N124 | NULL | NULL | C0/N124.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | C0/N124.D2 | 562 | ? | 0 | 4096 | C0/N124 | NULL | NULL | C0/N124.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_A<2> | IV_TRUE | N_A<1> | IV_FALSE | N_A<0>
SPPTERM | 3 | IV_TRUE | N_A<2> | IV_TRUE | N_A<3> | IV_FALSE | N_A<0>
SPPTERM | 3 | IV_TRUE | N_A<1> | IV_TRUE | N_A<3> | IV_TRUE | N_A<0>
SPPTERM | 4 | IV_TRUE | N_A<2> | IV_FALSE | N_A<1> | IV_FALSE | N_A<3> | IV_TRUE | N_A<0>

SRFF_INSTANCE | C0/N124.REG | C0/N124 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | C0/N124.D | 560 | ? | 0 | 0 | C0/N124 | NULL | NULL | C0/N124.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | C0/N124.Q | 563 | ? | 0 | 0 | C0/N124 | NULL | NULL | C0/N124.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | C0/N142 | EX4_COPY_0_COPY_0 | 2155872512 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | C0/N142 | 540 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N142.Q | C0/N142 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | C0/N142.UIM | 586 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N142.Q | C0/N142 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | C0/N142.SI | C0/N142 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | C0/N142.D1 | 565 | ? | 0 | 4096 | C0/N142 | NULL | NULL | C0/N142.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | C0/N142.D2 | 566 | ? | 0 | 4096 | C0/N142 | NULL | NULL | C0/N142.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | N_A<2> | IV_FALSE | N_A<1> | IV_TRUE | N_A<3> | IV_TRUE | N_A<0>
SPPTERM | 4 | IV_TRUE | N_A<2> | IV_FALSE | N_A<1> | IV_FALSE | N_A<3> | IV_FALSE | N_A<0>
SPPTERM | 4 | IV_FALSE | N_A<2> | IV_TRUE | N_A<1> | IV_TRUE | N_A<3> | IV_TRUE | N_A<0>
SPPTERM | 4 | IV_FALSE | N_A<2> | IV_FALSE | N_A<1> | IV_FALSE | N_A<3> | IV_TRUE | N_A<0>

SRFF_INSTANCE | C0/N142.REG | C0/N142 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | C0/N142.D | 564 | ? | 0 | 0 | C0/N142 | NULL | NULL | C0/N142.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | C0/N142.Q | 567 | ? | 0 | 0 | C0/N142 | NULL | NULL | C0/N142.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | C0/N34 | EX4_COPY_0_COPY_0 | 2155872512 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | C0/N34 | 541 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N34.Q | C0/N34 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | C0/N34.UIM | 587 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | C0/N34.Q | C0/N34 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | C0/N34.SI | C0/N34 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<2> | 534 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<2> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<1> | 535 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<1> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<3> | 536 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<3> | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_A<0> | 537 | ? | 0 | 0 | EX4_COPY_0_COPY_0 | NULL | NULL | N_A<0> | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | C0/N34.D1 | 569 | ? | 0 | 4096 | C0/N34 | NULL | NULL | C0/N34.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | C0/N34.D2 | 570 | ? | 0 | 4096 | C0/N34 | NULL | NULL | C0/N34.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | N_A<2> | IV_FALSE | N_A<1> | IV_FALSE | N_A<3>
SPPTERM | 4 | IV_TRUE | N_A<2> | IV_TRUE | N_A<1> | IV_FALSE | N_A<3> | IV_TRUE | N_A<0>
SPPTERM | 4 | IV_TRUE | N_A<2> | IV_FALSE | N_A<1> | IV_TRUE | N_A<3> | IV_FALSE | N_A<0>

SRFF_INSTANCE | C0/N34.REG | C0/N34 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | C0/N34.D | 568 | ? | 0 | 0 | C0/N34 | NULL | NULL | C0/N34.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | C0/N34.Q | 571 | ? | 0 | 0 | C0/N34 | NULL | NULL | C0/N34.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | C0/N52 | EX4_COPY_0_COPY_0 | 2155872512 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE