ex4.rpt

来自「[VHDL经典设计26例]--在xilinx芯片上调试通过--[01--1位全加」· RPT 代码 · 共 416 行 · 第 1/2 页

 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: ex4                                 Date:  3-11-2008, 11:08PM
Device Used: XC9572-7-PC84
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
7  /72  (  9%) 25  /360  (  6%) 0  /72  (  0%) 11 /69  ( 15%) 8  /144 (  5%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    4           4    |  I/O              :    10       53
Output        :    7           7    |  GCK/IO           :     0        3
Bidirectional :    0           0    |  GTS/IO           :     1        1
GCK           :    0           0    |  GSR/IO           :     0        1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

MACROCELL RESOURCES:

Total Macrocells Available                    72
Registered Macrocells                          0
Non-registered Macrocell driving I/O           7

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 7 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 7 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

ERROR:Cpld:828 - 'LED7S<2>' is assigned to an invalid location ('P68') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<2>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<1>' is assigned to an invalid location ('P69') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<1>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<0>' is assigned to an invalid location ('P66') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<0>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<6>' is assigned to an invalid location ('P76') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<6>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<5>' is assigned to an invalid location ('P72') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<5>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<4>' is assigned to an invalid location ('P70') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<4>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<3>' is assigned to an invalid location ('P71') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<3>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'A<1>' is assigned to an invalid location ('P23') for this
   device.  This will prevent the design from fitting on the current device.
   'A<1>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<2>' is assigned to an invalid location ('P68') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<2>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<1>' is assigned to an invalid location ('P69') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<1>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<0>' is assigned to an invalid location ('P66') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<0>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<6>' is assigned to an invalid location ('P76') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<6>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<5>' is assigned to an invalid location ('P72') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<5>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<4>' is assigned to an invalid location ('P70') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<4>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'LED7S<3>' is assigned to an invalid location ('P71') for this
   device.  This will prevent the design from fitting on the current device.
   'LED7S<3>' must be reassigned before attempting a re-fit.
ERROR:Cpld:828 - 'A<1>' is assigned to an invalid location ('P23') for this
   device.  This will prevent the design from fitting on the current device.
   'A<1>' must be reassigned before attempting a re-fit.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total   Signals Loc     Pwr  Slew Pin  Pin       Pin
Name                Pt      Used            Mode Rate #    Type      Use
LED7S<0>            4       4       FB4_17  STD  FAST 66   I/O       O
LED7S<1>            4       4       FB2_2   STD  FAST 69   I/O       O
LED7S<2>            3       4       FB2_4   STD  FAST 68   I/O       O
LED7S<3>            4       4       FB2_6   STD  FAST 71   I/O       O
LED7S<4>            3       4       FB2_5   STD  FAST 70   I/O       O
LED7S<5>            4       4       FB2_8   STD  FAST 72   I/O       O
LED7S<6>            3       4       FB2_7   STD  FAST 76   GTS/I/O   O

** INPUTS **
Signal                              Loc               Pin  Pin       Pin
Name                                                  #    Type      Use
A<0>                                FB1_13            20   I/O       I
A<1>                                FB1_16            23   I/O       I
A<2>                                FB1_18            24   I/O       I
A<3>                                FB3_1             25   I/O       I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1           0           0           0            0         0/0       18   
FB2           6           4           4           21         6/0       17   
FB3           0           0           0            0         0/0       17   
FB4           1           4           4            4         1/0       17   
            ----                                -----       -----     ----- 
              7                                   25         7/0       69   
*********************************** FB1 ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB1_1         4     I/O     
(unused)              0       0     0   5     FB1_2         1     I/O     
(unused)              0       0     0   5     FB1_3         6     I/O     
(unused)              0       0     0   5     FB1_4         7     I/O     
(unused)              0       0     0   5     FB1_5         2     I/O     
(unused)              0       0     0   5     FB1_6         3     I/O     
(unused)              0       0     0   5     FB1_7         11    I/O     
(unused)              0       0     0   5     FB1_8         5     I/O     
(unused)              0       0     0   5     FB1_9         9     GCK/I/O 
(unused)              0       0     0   5     FB1_10        13    I/O     
(unused)              0       0     0   5     FB1_11        10    GCK/I/O 
(unused)              0       0     0   5     FB1_12        18    I/O     
(unused)              0       0     0   5     FB1_13        20    I/O     I
(unused)              0       0     0   5     FB1_14        12    GCK/I/O 
(unused)              0       0     0   5     FB1_15        14    I/O     
(unused)              0       0     0   5     FB1_16        23    I/O     I
(unused)              0       0     0   5     FB1_17        15    I/O     
(unused)              0       0     0   5     FB1_18        24    I/O     I
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ***********************************
Number of function block inputs used/remaining:               4/32
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB2_1         63    I/O     
LED7S<1>              4       0     0   1     FB2_2   STD   69    I/O     O
(unused)              0       0     0   5     FB2_3         67    I/O     
LED7S<2>              3       0     0   2     FB2_4   STD   68    I/O     O
LED7S<4>              3       0     0   2     FB2_5   STD   70    I/O     O
LED7S<3>              4       0     0   1     FB2_6   STD   71    I/O     O
LED7S<6>              3       0     0   2     FB2_7   STD   76    GTS/I/O O
LED7S<5>              4       0     0   1     FB2_8   STD   72    I/O     O
(unused)              0       0     0   5     FB2_9         74    GSR/I/O 
(unused)              0       0     0   5     FB2_10        75    I/O     
(unused)              0       0     0   5     FB2_11        77    GTS/I/O 
(unused)              0       0     0   5     FB2_12        79    I/O     
(unused)              0       0     0   5     FB2_13        80    I/O     
(unused)              0       0     0   5     FB2_14        81    I/O     
(unused)              0       0     0   5     FB2_15        83    I/O     
(unused)              0       0     0   5     FB2_16        82    I/O     
(unused)              0       0     0   5     FB2_17        84    I/O     
(unused)              0       0     0   5     FB2_18              (b)     

Signals Used by Logic in Function Block
  1: "A<0>"             3: "A<2>"             4: "A<3>" 
  2: "A<1>"           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
LED7S<1>             XXXX.................................... 4       4
LED7S<2>             XXXX.................................... 4       4
LED7S<4>             XXXX.................................... 4       4
LED7S<3>             XXXX.................................... 4       4
LED7S<6>             XXXX.................................... 4       4
LED7S<5>             XXXX.................................... 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell