ex8.tim

来自「[VHDL经典设计26例]--在xilinx芯片上调试通过--[01--1位全加」· TIM 代码 · 共 105 行

                           Performance Summary Report
                           --------------------------

Design:     ex8
Device:     XC9572-7-PC84
Speed File: Version 3.0
Program:    Timing Report Generator:  version E.38
Date:       Wed Mar 12 09:05:19 2008

Performance Summary: 

Clock net 'clk' path delays:

Clock Pad to Output Pad (tCO)             :         16.0ns (2 macrocell levels)
Clock Pad 'clk' to Output Pad 'cout'                              (Pterm Clock)

Clock to Setup (tCYC)                     :          8.0ns (1 macrocell levels)
Clock to Q, net 'outy<0>.Q' to TFF Setup(D) at 'outy<1>.D'        (Pterm Clock)
Target FF drives output net 'N_outy<1>$Q'

Setup to Clock at the Pad (tSU)           :          0.5ns (0 macrocell levels)
Data signal 'ena' to TFF D input Pin at 'outy<0>.D'
Clock pad 'clk'                                                   (Pterm Clock)

                          Minimum Clock Period: 10.0ns
                     Maximum Internal Clock Speed: 100.0Mhz
                         (Limited by Clock Pulse Width)

--------------------------------------------------------------------------------
                      Clock Pad to Output Pad (tCO) (nsec)

\ From      c
 \          l
  \         k
   \         
    \        
     \       
      \      
  To   \------

cout     16.0
outy<0>   8.5
outy<1>   8.5
outy<2>   8.5
outy<3>   8.5

--------------------------------------------------------------------------------
                       Setup to Clock at Pad (tSU) (nsec)

\ From      c
 \          l
  \         k
   \         
    \        
     \       
      \      
  To   \------

ena       0.5

--------------------------------------------------------------------------------
                          Clock to Setup (tCYC) (nsec)
                                  (Clock: clk)

\ From        o     o     o
 \            u     u     u
  \           t     t     t
   \          y     y     y
    \         <     <     <
     \        0     1     2
      \       >     >     >
       \      .     .     .
        \     Q     Q     Q
  To     \------------------

outy<1>.D   8.0            
outy<2>.D   8.0   8.0      
outy<3>.D   8.0   8.0   8.0

Path Type Definition: 

Pad to Pad (tPD) -                        Reports pad to pad paths that start 
                                          at input pads and end at output pads. 
                                          Paths are not traced through 
                                          registers. 

Clock Pad to Output Pad (tCO) -           Reports paths that start at input 
                                          pads trace through clock inputs of 
                                          registers and end at output pads. 
                                          Paths are not traced through PRE/CLR 
                                          inputs of registers. 

Setup to Clock at Pad (tSU) -             Reports external setup time of data 
                                          to clock at pad. Data path starts at 
                                          an input pad and end at register D/T 
                                          input. Clock path starts at input pad 
                                          and ends at the register clock input. 
                                          Paths are not traced through 
                                          registers. 

Clock to Setup (tCYC) -                   Register to register cycle time. 
                                          Include source register tCO and 
                                          destination register tSU.