fsm_moore.map.eqn

有关VHDL的Moore状态机程序

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--sreg.a00 is sreg.a00
--operation mode is normal

sreg.a00_lut_out = !A & (sreg.a00 # A1L4 # sreg.a0);
sreg.a00 = DFFEAS(sreg.a00_lut_out, clk, VCC, , , , , , );


--sreg.a11 is sreg.a11
--operation mode is normal

sreg.a11_lut_out = A & (sreg.a11 # A1L5 # sreg.a1);
sreg.a11 = DFFEAS(sreg.a11_lut_out, clk, VCC, , , , , , );


--A1L11 is Z~0
--operation mode is normal

A1L11 = sreg.a00 # sreg.a11;


--A1L4 is Select~123
--operation mode is normal

A1L4 = sreg.a11 & B;


--sreg.a0 is sreg.a0
--operation mode is normal

sreg.a0_lut_out = !A & (sreg.a1 # sreg.a11 & !B);
sreg.a0 = DFFEAS(sreg.a0_lut_out, clk, VCC, , , , , , );


--A1L5 is Select~125
--operation mode is normal

A1L5 = sreg.a00 & B;


--sreg.a1 is sreg.a1
--operation mode is normal

sreg.a1_lut_out = A & (sreg.a0 # sreg.a00 & !B);
sreg.a1 = DFFEAS(sreg.a1_lut_out, clk, VCC, , , , , , );


--B is B
--operation mode is input

B = INPUT();


--A is A
--operation mode is input

A = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--Z is Z
--operation mode is output

Z = OUTPUT(A1L11);