de2_lcm_test.tan.summary

DE2彩色LCM的Demo测试程序.包括DE2接口和驱动程序

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 0.989 ns
From           : KEY[0]
To             : I2S_LCM_Config:u4|mI2S_DATA[12]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.337 ns
From           : I2S_LCM_Config:u4|I2S_Controller:u0|mST[2]
To             : GPIO_0[34]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.023 ns
From           : KEY[0]
To             : TD_RESET
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.759 ns
From           : KEY[0]
To             : I2S_LCM_Config:u4|mI2S_DATA[12]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : 8.054 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 256.94 MHz ( period = 3.892 ns )
From           : I2S_LCM_Config:u4|mI2S_DATA[12]
To             : I2S_LCM_Config:u4|I2S_Controller:u0|mSDATA
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'LCM_PLL:u0|altpll:altpll_component|_clk0'
Slack          : 50.338 ns
Required Time  : 18.42 MHz ( period = 54.285 ns )
Actual Time    : 253.36 MHz ( period = 3.947 ns )
From           : H_Cont[5]
To             : MOD_3[0]
From Clock     : LCM_PLL:u0|altpll:altpll_component|_clk0
To Clock       : LCM_PLL:u0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'LCM_PLL:u0|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 18.42 MHz ( period = 54.285 ns )
Actual Time    : N/A
From           : oVGA_V_SYNC
To             : oVGA_V_SYNC
From Clock     : LCM_PLL:u0|altpll:altpll_component|_clk0
To Clock       : LCM_PLL:u0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : I2S_LCM_Config:u4|LUT_INDEX[0]
To             : I2S_LCM_Config:u4|LUT_INDEX[0]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------