fir321.tan.summary

vhdl source,ver-fir-coefficient,simulink of fir with soft ware input

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.599 ns
From           : coef_in[8]
To             : fir321_st:fir321_st_inst|coef_in_conv:coef_conv|coef_in_inv[10]
From Clock     : 
To Clock       : coef_in_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.159 ns
From           : fir321_st:fir321_st_inst|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][8]
To             : fir_result[8]
From Clock     : clk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.060 ns
From           : rst
To             : fir321_st:fir321_st_inst|tdl_da_lc:Utdldalc0n|data_out[4]
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 317.76 MHz ( period = 3.147 ns )
From           : fir321_st:fir321_st_inst|ram_lut:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_1jf1:auto_generated|ram_block1a10~portb_address_reg1
To             : fir321_st:fir321_st_inst|ram_lut:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_1jf1:auto_generated|q_b[1]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'coef_in_clk'
Slack          : N/A
Required Time  : None
Actual Time    : 319.18 MHz ( period = 3.133 ns )
From           : fir321_st:fir321_st_inst|ram_lut:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_d0g1:auto_generated|ram_block1a10~porta_datain_reg0
To             : fir321_st:fir321_st_inst|ram_lut:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_d0g1:auto_generated|ram_block1a10~porta_memory_reg0
From Clock     : coef_in_clk
To Clock       : coef_in_clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------