tcm0201.map.eqn

在公司做的TCM编解码程序

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1_520 is DEVIDE:inst5|520
E1_520_or_out = VCC;
E1_520_reg_input = E1_520_or_out;
E1_520 = DFFE(E1_520_reg_input, RST, !E1_520, , );


--R1_1 is DEVIDE:inst5|74393:175|1
R1_1_reg_input = VCC;
R1_1 = TFFE(R1_1_reg_input, !GLOBAL(CLK1), !E1_520, , );


--D1_inst2 is change:inst4|inst2
D1_inst2_reg_input = VCC;
D1_inst2 = TFFE(D1_inst2_reg_input, BS, , , );


--H1L31 is para_out12:inst20|reduce_or~2
H1L31_p1_out = addr[0] & addr[1];
H1L31_or_out = H1L31_p1_out # !addr[2];
H1L31 = H1L31_or_out;


--R1_3 is DEVIDE:inst5|74393:175|3
R1_3_reg_input = VCC;
R1_3 = TFFE(R1_3_reg_input, !GLOBAL(CLK1), !E1_520, , R1_1);


--K1_9 is CODEandIE:inst2|74161:inst18|p74161:sub|9
K1_9_reg_input = VCC;
K1_9_p3_out = !C1L5 & !D1_inst2;
K1_9 = TFFE(K1_9_reg_input, K1_9_p3_out, , , );


--C1L5 is CODEandIE:inst2|inst15~36
C1L5_p1_out = K1_8 & K1_9;
C1L5_or_out = C1L5_p1_out;
C1L5 = C1L5_or_out;


--R1_5 is DEVIDE:inst5|74393:175|5
R1_5_reg_input = VCC;
R1_5_p3_out = R1_3 & R1_1;
R1_5 = TFFE(R1_5_reg_input, !GLOBAL(CLK1), !E1_520, , R1_5_p3_out);


--K1_8 is CODEandIE:inst2|74161:inst18|p74161:sub|8
K1_8_or_out = K1_9;
K1_8_reg_input = K1_8_or_out;
K1_8_p3_out = !C1L5 & !D1_inst2;
K1_8 = TFFE(K1_8_reg_input, K1_8_p3_out, , , );


--R1_9 is DEVIDE:inst5|74393:175|9
R1_9_reg_input = VCC;
R1_9_p3_out = R1_5 & R1_3 & R1_1;
R1_9 = TFFE(R1_9_reg_input, !GLOBAL(CLK1), !E1_520, , R1_9_p3_out);


--R1_28 is DEVIDE:inst5|74393:175|28
R1_28_reg_input = VCC;
R1_28 = TFFE(R1_28_reg_input, !R1_9, !E1_520, , );


--R1_29 is DEVIDE:inst5|74393:175|29
R1_29_or_out = R1_28;
R1_29_reg_input = R1_29_or_out;
R1_29 = TFFE(R1_29_reg_input, !R1_9, !E1_520, , );


--R1_30 is DEVIDE:inst5|74393:175|30
R1_30_p1_out = R1_28 & R1_29;
R1_30_or_out = R1_30_p1_out;
R1_30_reg_input = R1_30_or_out;
R1_30 = TFFE(R1_30_reg_input, !R1_9, !E1_520, , );


--R2_1 is DEVIDE:inst5|74393:176|1
R2_1_reg_input = VCC;
R2_1 = TFFE(R2_1_reg_input, !R1_30, !E1_520, , );


--R2L2 is DEVIDE:inst5|74393:176|1~7
R2L2_or_out = R2_1;
R2L2 = R2L2_or_out;


--R2_3 is DEVIDE:inst5|74393:176|3
R2_3_or_out = R2_1;
R2_3_reg_input = R2_3_or_out;
R2_3 = TFFE(R2_3_reg_input, !R1_30, !E1_520, , );


--K2_9 is 3IN12:inst7|74161:inst18|p74161:sub|9
K2_9_p1_out = !K2_8 & K2_9;
K2_9_or_out = K2_9_p1_out;
K2_9_reg_input = !(K2_9_or_out);
K2_9 = DFFE(K2_9_reg_input, R2_3, , , );


--S1_temp[0] is 3IN12:inst7|fenpin_36:inst1|temp[0]
S1_temp[0]_reg_input = VCC;
S1_temp[0] = TFFE(S1_temp[0]_reg_input, R2_3, , , );


--B3_7 is 7492:inst18|7
B3_7_reg_input = VCC;
B3_7 = TFFE(B3_7_reg_input, !R2_3, , , );


--R2L4 is DEVIDE:inst5|74393:176|3~11
R2L4_or_out = R2_3;
R2L4 = R2L4_or_out;


--R2L5 is DEVIDE:inst5|74393:176|3~13
R2L5_or_out = R2_3;
R2L5 = R2L5_or_out;


--B3_11 is 7492:inst18|11
B3_11_p1_out = !B3_14 & !B3_11;
B3_11_or_out = B3_11_p1_out;
B3_11_reg_input = B3_11_or_out;
B3_11 = DFFE(B3_11_reg_input, !B3_7, , , );


--R2_5 is DEVIDE:inst5|74393:176|5
R2_5_p1_out = R2_1 & R2_3;
R2_5_or_out = R2_5_p1_out;
R2_5_reg_input = R2_5_or_out;
R2_5 = TFFE(R2_5_reg_input, !R1_30, !E1_520, , );


--K2_8 is 3IN12:inst7|74161:inst18|p74161:sub|8
K2_8_or_out = K2_9;
K2_8_reg_input = K2_8_or_out;
K2_8 = TFFE(K2_8_reg_input, R2_3, , , );


--B3_14 is 7492:inst18|14
B3_14_or_out = B3_11;
B3_14_reg_input = B3_14_or_out;
B3_14 = DFFE(B3_14_reg_input, !B3_7, , , );


--R2L7 is DEVIDE:inst5|74393:176|5~9
R2L7_or_out = R2_5;
R2L7 = R2L7_or_out;


--B3_19 is 7492:inst18|19
B3_19_or_out = B3_14;
B3_19_reg_input = B3_19_or_out;
B3_19 = TFFE(B3_19_reg_input, !B3_7, , , );


--R2_9 is DEVIDE:inst5|74393:176|9
R2_9_p1_out = R2_5 & R2_1 & R2_3;
R2_9_or_out = R2_9_p1_out;
R2_9_reg_input = R2_9_or_out;
R2_9 = TFFE(R2_9_reg_input, !R1_30, !E1_520, , );


--S1_temp[1] is 3IN12:inst7|fenpin_36:inst1|temp[1]
S1_temp[1]_or_out = S1_temp[0];
S1_temp[1]_reg_input = S1_temp[1] $ S1_temp[1]_or_out;
S1_temp[1] = DFFE(S1_temp[1]_reg_input, R2_3, , , );


--R2_28 is DEVIDE:inst5|74393:176|28
R2_28_reg_input = VCC;
R2_28 = TFFE(R2_28_reg_input, !R2_9, !E1_520, , );


--R2L9 is DEVIDE:inst5|74393:176|9~9
R2L9_or_out = R2_9;
R2L9 = R2L9_or_out;


--R2L11 is DEVIDE:inst5|74393:176|28~7
R2L11_or_out = R2_28;
R2L11 = R2L11_or_out;


--R2_29 is DEVIDE:inst5|74393:176|29
R2_29_or_out = R2_28;
R2_29_reg_input = R2_29_or_out;
R2_29 = TFFE(R2_29_reg_input, !R2_9, !E1_520, , );


--L1_n[0] is change:inst4|parallel_series:inst|n[0]
L1_n[0]_reg_input = VCC;
L1_n[0] = TFFE(L1_n[0]_reg_input, !D1_inst2, !FS_IN, , );


--Q1_dffs[0] is change:inst4|series_parallel:inst1|lpm_counter:n_rtl_3|dffs[0]
Q1_dffs[0]_reg_input = VCC;
Q1_dffs[0] = TFFE(Q1_dffs[0]_reg_input, BS, !FS_IN, , );


--R2L31 is DEVIDE:inst5|74393:176|29~9
R2L31_or_out = R2_29;
R2L31 = R2L31_or_out;


--L1_n[1] is change:inst4|parallel_series:inst|n[1]
L1_n[1]_or_out = L1_n[0];
L1_n[1]_reg_input = L1_n[1]_or_out;
L1_n[1] = TFFE(L1_n[1]_reg_input, !D1_inst2, !FS_IN, , );


--Q1_dffs[1] is change:inst4|series_parallel:inst1|lpm_counter:n_rtl_3|dffs[1]
Q1_dffs[1]_or_out = Q1_dffs[0];
Q1_dffs[1]_reg_input = Q1_dffs[1]_or_out;
Q1_dffs[1] = TFFE(Q1_dffs[1]_reg_input, BS, !FS_IN, , );


--R2_30 is DEVIDE:inst5|74393:176|30
R2_30_p1_out = R2_28 & R2_29;
R2_30_or_out = R2_30_p1_out;
R2_30_reg_input = R2_30_or_out;
R2_30 = TFFE(R2_30_reg_input, !R2_9, !E1_520, , );


--S1_temp[2] is 3IN12:inst7|fenpin_36:inst1|temp[2]
S1_temp[2]_p0_out = S1_temp[1] & S1_temp[0] & S1_temp[2];
S1_temp[2]_p1_out = S1_temp[5] & !S1_temp[4] & !S1_temp[3] & S1_temp[1] & S1_temp[0];
S1_temp[2]_p2_out = !S1_temp[1] & !S1_temp[2];
S1_temp[2]_p4_out = !S1_temp[0] & !S1_temp[2];
S1_temp[2]_or_out = S1_temp[2]_p0_out # S1_temp[2]_p1_out # S1_temp[2]_p2_out # S1_temp[2]_p4_out;
S1_temp[2]_reg_input = !(S1_temp[2]_or_out);
S1_temp[2] = DFFE(S1_temp[2]_reg_input, R2_3, , , );


--Q1_dffs[2] is change:inst4|series_parallel:inst1|lpm_counter:n_rtl_3|dffs[2]
Q1_dffs[2]_p1_out = Q1_dffs[1] & Q1_dffs[0];
Q1_dffs[2]_or_out = Q1_dffs[2]_p1_out;
Q1_dffs[2]_reg_input = Q1_dffs[2]_or_out;
Q1_dffs[2] = TFFE(Q1_dffs[2]_reg_input, BS, !FS_IN, , );


--E1L2 is DEVIDE:inst5|inst26~4
E1L2_or_out = R2_30;
E1L2 = E1L2_or_out;


--L1_n[2] is change:inst4|parallel_series:inst|n[2]
L1_n[2]_p1_out = !L1_n[3] & L1_n[1] & L1_n[0];
L1_n[2]_p4_out = L1_n[1] & L1_n[0] & L1_n[2];
L1_n[2]_or_out = L1_n[2]_p1_out # L1_n[2]_p4_out;
L1_n[2]_reg_input = L1_n[2]_or_out;
L1_n[2] = TFFE(L1_n[2]_reg_input, !D1_inst2, !FS_IN, , );


--L2_n[2] is change:inst4|parallel_series:inst5|n[2]
L2_n[2]_p1_out = !L2_n[3] & L1_n[1] & L1_n[0];
L2_n[2]_p4_out = L1_n[1] & L1_n[0] & L2_n[2];
L2_n[2]_or_out = L2_n[2]_p1_out # L2_n[2]_p4_out;
L2_n[2]_reg_input = L2_n[2]_or_out;
L2_n[2] = TFFE(L2_n[2]_reg_input, !D1_inst2, !FS_IN, , );


--Q1_dffs[3] is change:inst4|series_parallel:inst1|lpm_counter:n_rtl_3|dffs[3]
Q1_dffs[3]_p1_out = Q1_dffs[2] & Q1_dffs[1] & Q1_dffs[0];
Q1_dffs[3]_or_out = Q1_dffs[3]_p1_out;
Q1_dffs[3]_reg_input = Q1_dffs[3]_or_out;
Q1_dffs[3] = TFFE(Q1_dffs[3]_reg_input, BS, !FS_IN, , );


--L1_n[3] is change:inst4|parallel_series:inst|n[3]
L1_n[3]_p1_out = L1_n[2] & L1_n[1] & L1_n[0];
L1_n[3]_p4_out = L1_n[1] & L1_n[0] & L1_n[3];
L1_n[3]_or_out = L1_n[3]_p1_out # L1_n[3]_p4_out;
L1_n[3]_reg_input = L1_n[3]_or_out;
L1_n[3] = TFFE(L1_n[3]_reg_input, !D1_inst2, !FS_IN, , );


--L2_n[3] is change:inst4|parallel_series:inst5|n[3]
L2_n[3]_p1_out = L2_n[2] & L1_n[1] & L1_n[0];
L2_n[3]_p4_out = L1_n[1] & L1_n[0] & L2_n[3];
L2_n[3]_or_out = L2_n[3]_p1_out # L2_n[3]_p4_out;
L2_n[3]_reg_input = L2_n[3]_or_out;
L2_n[3] = TFFE(L2_n[3]_reg_input, !D1_inst2, !FS_IN, , );


--S1_temp[3] is 3IN12:inst7|fenpin_36:inst1|temp[3]
S1_temp[3]_p1_out = S1_temp[2] & S1_temp[1] & S1_temp[0];
S1_temp[3]_or_out = S1_temp[3];
S1_temp[3]_reg_input = S1_temp[3]_p1_out $ S1_temp[3]_or_out;
S1_temp[3] = DFFE(S1_temp[3]_reg_input, R2_3, , , );