📄 initfile.dat

📁 CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re

💻 DAT

字号:

000000 1234000001 5678000002 9ABC000003 DEFE000004 DCBA000005 9876000006 5432000007 1012000008 3456000009 789A00000A BCDE00000B FEDC00000C BA9800000D 654300000E 210100000F 000F000010 0010000011 0011000012 0012000013 0013000014 0014000015 0015000016 0016000017 0017000018 0018000019 001900001a 001a00001b 001b00001c 001c00001d 001d00001e 001e00001f 001f001000 0010001001 0011001002 0012001003 0013001004 0014001005 0015001006 0016000ff0 0ff0000ff1 0ff1000ff2 0ff2000ff3 0ff3000ff4 0ff4000ff5 0ff5000ff6 0ff6000ff7 0ff7000ff8 0ff8000ff9 0ff9000ffa 0ffa000ffb 0ffb000ffc 0ffc000ffd 0ffd000ffe 0ffe000fff 0fff007ffe 07fe007fff 07ff03FFF0 3FF003FFF1 3FF103FFF2 3FF203FFF3 3FF303FFF4 3FF403FFF5 3FF503FFF6 3FF603FFF7 3FF703FFF8 3FF803FFF9 3FF903FFFA 3FFA03FFFB 3FFB03FFFC 3FFC03FFFD 3FFD03FFFE 3FFE03FFFF 3FFF040000 4000040001 4001040002 4002040003 4003040004 4004040005 4005040006 4006040007 4007040008 4008040009 400904000A 400A04000B 400B04000C 400C04000D 400D04000E 400E04000F 400F040010 4010040011 4011040012 4012040013 4013010014 4014040015 4015040016 4016040017 4017040018 4018040019 40190400f1 40f10400f2 40f20400f3 40f30400f4 40f40400f5 40f50400f6 40f60400f7 40f70400f8 40f80400f9 40f90400fa 40fa0400fb 40fb0400fc 40fc0400fd 40fd0400fe 40fe0400ff 40ff040101 4101040102 4102040103 4103040104 4104040105 4105040106 4106040107 4107040108 4108040109 410904010a 410a04010b 410b04010c 410c04010d 410d04010e 410e04010f 410f07FFF0 7FF007FFF1 7FF107FFF2 7FF207FFF3 7FF307FFF4 7FF407FFF5 7FF507FFF6 7FF607FFF7 7FF707FFF8 7FF807FFF9 7FF907FFFA 7FFA07FFFB 7FFB07FFFC 7FFC07FFFD 7FFD07FFFE 7FFE07FFFF 7FFF080000 8000080001 8001080002 8002080003 8003080004 8004080005 8005080006 8006080007 8007080008 8008080009 800908000A 800A08000B 800B08000C 800C08000D 800D08000E 800E08000F 800F0C0000 0c000C0001 0C010C0002 0C020C0003 0C030C0004 0C040C0005 0C050C0006 0C060C0007 0C070C0008 0C080C0009 0C090C000a 0C0a0C000b 0C0b0C000c 0C0c0C000d 0C0d0C000e 0C0e3FFFFA FFFA3FFFFB FFFB3FFFFC FFFC3FFFFD FFFD3FFFFE FFFE3FFFFF FFF0

💿 文件大小 685 K

👤 上传用户 zhousiqi420

📂 所属分类 VHDL/FPGA/Verilog

🏷️ 相关标签

#specification #the #designed #diagrams

⌨️ 快捷键说明

复制代码 Ctrl + C

搜索代码 Ctrl + F

全屏模式 F11

切换主题 Ctrl + Shift + D

显示快捷键 ?

增大字号 Ctrl + =

减小字号 Ctrl + -