📄 uart4.vm
字号:
.Q(sys_clk_cnt[0]),
.QN(Q_QN_239),
.GSR(VCC)
);
// @14:40
CCU2 un6_sys_clk_cnt_s_8_0 (
.A0(un6_sys_clk_cnt_axb_8),
.B0(GND),
.C0(GND),
.D0(GND),
.A1(GND),
.B1(GND),
.C1(GND),
.D1(GND),
.CIN(un6_sys_clk_cnt_cry_6_0_COUT1),
.COUT0(un6_sys_clk_cnt_s_8_0_COUT0),
.COUT1(NC0),
.S0(un6_sys_clk_cnt_s_8_0_S0),
.S1(NC1)
);
defparam un6_sys_clk_cnt_s_8_0.INIT0=16'h300a;
defparam un6_sys_clk_cnt_s_8_0.INIT1=16'h0000;
defparam un6_sys_clk_cnt_s_8_0.INJECT1_0="NO";
defparam un6_sys_clk_cnt_s_8_0.INJECT1_1="NO";
// @14:40
CCU2 un6_sys_clk_cnt_cry_6_0 (
.A0(un6_sys_clk_cnt_axb_6),
.B0(GND),
.C0(GND),
.D0(GND),
.A1(un6_sys_clk_cnt_axb_7),
.B1(GND),
.C1(GND),
.D1(GND),
.CIN(un6_sys_clk_cnt_cry_4_0_COUT1),
.COUT0(un6_sys_clk_cnt_cry_6_0_COUT0),
.COUT1(un6_sys_clk_cnt_cry_6_0_COUT1),
.S0(un6_sys_clk_cnt_cry_6_0_S0),
.S1(un6_sys_clk_cnt_cry_6_0_S1)
);
defparam un6_sys_clk_cnt_cry_6_0.INIT0=16'h300a;
defparam un6_sys_clk_cnt_cry_6_0.INIT1=16'h300a;
defparam un6_sys_clk_cnt_cry_6_0.INJECT1_0="NO";
defparam un6_sys_clk_cnt_cry_6_0.INJECT1_1="NO";
// @14:40
CCU2 un6_sys_clk_cnt_cry_4_0 (
.A0(un6_sys_clk_cnt_axb_4),
.B0(GND),
.C0(GND),
.D0(GND),
.A1(un6_sys_clk_cnt_axb_5),
.B1(GND),
.C1(GND),
.D1(GND),
.CIN(un6_sys_clk_cnt_cry_2_0_COUT1),
.COUT0(un6_sys_clk_cnt_cry_4_0_COUT0),
.COUT1(un6_sys_clk_cnt_cry_4_0_COUT1),
.S0(un6_sys_clk_cnt_cry_4_0_S0),
.S1(un6_sys_clk_cnt_cry_4_0_S1)
);
defparam un6_sys_clk_cnt_cry_4_0.INIT0=16'h300a;
defparam un6_sys_clk_cnt_cry_4_0.INIT1=16'h300a;
defparam un6_sys_clk_cnt_cry_4_0.INJECT1_0="NO";
defparam un6_sys_clk_cnt_cry_4_0.INJECT1_1="NO";
// @14:40
CCU2 un6_sys_clk_cnt_cry_2_0 (
.A0(un6_sys_clk_cnt_axb_2),
.B0(GND),
.C0(GND),
.D0(GND),
.A1(un6_sys_clk_cnt_axb_3),
.B1(GND),
.C1(GND),
.D1(GND),
.CIN(un6_sys_clk_cnt_cry_0_0_COUT1),
.COUT0(un6_sys_clk_cnt_cry_2_0_COUT0),
.COUT1(un6_sys_clk_cnt_cry_2_0_COUT1),
.S0(un6_sys_clk_cnt_cry_2_0_S0),
.S1(un6_sys_clk_cnt_cry_2_0_S1)
);
defparam un6_sys_clk_cnt_cry_2_0.INIT0=16'h300a;
defparam un6_sys_clk_cnt_cry_2_0.INIT1=16'h300a;
defparam un6_sys_clk_cnt_cry_2_0.INJECT1_0="NO";
defparam un6_sys_clk_cnt_cry_2_0.INJECT1_1="NO";
// @14:40
CCU2 un6_sys_clk_cnt_cry_0_0 (
.A0(un6_sys_clk_cnt_axb_0),
.B0(GND),
.C0(GND),
.D0(GND),
.A1(un6_sys_clk_cnt_axb_1),
.B1(GND),
.C1(GND),
.D1(GND),
.CIN(VCC),
.COUT0(un6_sys_clk_cnt_cry_0_0_COUT0),
.COUT1(un6_sys_clk_cnt_cry_0_0_COUT1),
.S0(un6_sys_clk_cnt_cry_0_0_S0),
.S1(un6_sys_clk_cnt_cry_0_0_S1)
);
defparam un6_sys_clk_cnt_cry_0_0.INIT0=16'h300a;
defparam un6_sys_clk_cnt_cry_0_0.INIT1=16'h300a;
defparam un6_sys_clk_cnt_cry_0_0.INJECT1_0="NO";
defparam un6_sys_clk_cnt_cry_0_0.INJECT1_1="NO";
assign sys_clk_cnt_5[8] = (un6_sys_clk_cnt_s_8_0_S0 & ~sys_clk_cnt17_3) |
(un6_sys_clk_cnt_s_8_0_S0 & ~sys_clk_cnt17_4) | (un6_sys_clk_cnt_s_8_0_S0 &
~sys_clk_cnt17_3 & sys_clk_cnt17_4) | (un6_sys_clk_cnt_s_8_0_S0 & ~un2_baud_clk1lto6_1) |
(un6_sys_clk_cnt_s_8_0_S0 & ~sys_clk_cnt17_3 & un2_baud_clk1lto6_1) |
(un6_sys_clk_cnt_s_8_0_S0 & ~sys_clk_cnt17_4 & un2_baud_clk1lto6_1) |
(un6_sys_clk_cnt_s_8_0_S0 & ~sys_clk_cnt17_3 & sys_clk_cnt17_4 & un2_baud_clk1lto6_1);
assign sys_clk_cnt_5[7] = (un6_sys_clk_cnt_cry_6_0_S1 & ~sys_clk_cnt17_3) |
(un6_sys_clk_cnt_cry_6_0_S1 & ~sys_clk_cnt17_4) | (un6_sys_clk_cnt_cry_6_0_S1 &
~sys_clk_cnt17_3 & sys_clk_cnt17_4) | (un6_sys_clk_cnt_cry_6_0_S1 &
~un2_baud_clk1lto6_1) | (un6_sys_clk_cnt_cry_6_0_S1 & ~sys_clk_cnt17_3 &
un2_baud_clk1lto6_1) | (un6_sys_clk_cnt_cry_6_0_S1 & ~sys_clk_cnt17_4 &
un2_baud_clk1lto6_1) | (un6_sys_clk_cnt_cry_6_0_S1 & ~sys_clk_cnt17_3 &
sys_clk_cnt17_4 & un2_baud_clk1lto6_1);
assign baud_clk1_c = (sys_clk_cnt[7] & ~sys_clk_cnt[8]) | (sys_clk_cnt[7] &
~sys_clk_cnt[8] & ~un2_baud_clk1lto6) | (~sys_clk_cnt[8] & un2_baud_clk1lto6) |
(sys_clk_cnt[7] & ~sys_clk_cnt[8] & ~un4_baud_clk1lto7_0) | (sys_clk_cnt[7] &
~sys_clk_cnt[8] & ~un2_baud_clk1lto6 & ~un4_baud_clk1lto7_0) | (~sys_clk_cnt[8] &
un2_baud_clk1lto6 & ~un4_baud_clk1lto7_0) | (sys_clk_cnt[7] & ~sys_clk_cnt[8] &
un4_baud_clk1lto7_0) | (~sys_clk_cnt[7] & sys_clk_cnt[8] & un4_baud_clk1lto7_0) |
(sys_clk_cnt[7] & ~sys_clk_cnt[8] & ~un2_baud_clk1lto6 & un4_baud_clk1lto7_0) |
(~sys_clk_cnt[7] & sys_clk_cnt[8] & ~un2_baud_clk1lto6 & un4_baud_clk1lto7_0) |
(~sys_clk_cnt[7] & un2_baud_clk1lto6 & un4_baud_clk1lto7_0) | (~sys_clk_cnt[8] &
un2_baud_clk1lto6 & un4_baud_clk1lto7_0) | (~sys_clk_cnt[7] & sys_clk_cnt[8] &
un2_baud_clk1lto6 & un4_baud_clk1lto7_0);
assign un2_baud_clk1lto6 = (sys_clk_cnt[1] & un2_baud_clk1lto6_1) | (sys_clk_cnt[1] &
~sys_clk_cnt[2] & un2_baud_clk1lto6_1) | (sys_clk_cnt[2] & un2_baud_clk1lto6_1) |
(un2_baud_clk1lto6_1 & ~un2_baud_clk1lto4_1) | (sys_clk_cnt[1] & un2_baud_clk1lto6_1 &
un2_baud_clk1lto4_1) | (sys_clk_cnt[1] & ~sys_clk_cnt[2] & un2_baud_clk1lto6_1 &
un2_baud_clk1lto4_1) | (sys_clk_cnt[2] & un2_baud_clk1lto6_1 & un2_baud_clk1lto4_1);
assign sys_clk_cnt17_4 = (sys_clk_cnt[0] & sys_clk_cnt[1] & sys_clk_cnt[2] &
sys_clk_cnt[8]);
assign sys_clk_cnt17_3 = (sys_clk_cnt[3] & sys_clk_cnt[4] & ~sys_clk_cnt[7]);
assign un2_baud_clk1lto4_1 = (~sys_clk_cnt[0] & ~sys_clk_cnt[3] & ~sys_clk_cnt[4]);
assign baud_clk_c = (~sys_clk_cnt[6] & ~sys_clk_cnt[8]) | (~sys_clk_cnt[7] &
~sys_clk_cnt[8]) | (~sys_clk_cnt[6] & sys_clk_cnt[7] & ~sys_clk_cnt[8]);
assign un4_baud_clk1lto7_0 = (~sys_clk_cnt[5] & ~sys_clk_cnt[6]);
assign un6_sys_clk_cnt_axb_8 = (sys_clk_cnt[8]);
assign un6_sys_clk_cnt_axb_7 = (sys_clk_cnt[7]);
assign un6_sys_clk_cnt_axb_6 = (sys_clk_cnt[6]);
assign un6_sys_clk_cnt_axb_5 = (sys_clk_cnt[5]);
assign un6_sys_clk_cnt_axb_4 = (sys_clk_cnt[4]);
assign un6_sys_clk_cnt_axb_3 = (sys_clk_cnt[3]);
assign un6_sys_clk_cnt_axb_2 = (sys_clk_cnt[2]);
assign un6_sys_clk_cnt_axb_1 = (sys_clk_cnt[1]);
assign un6_sys_clk_cnt_axb_0 = (sys_clk_cnt[0]);
assign un2_baud_clk1lto6_1 = (sys_clk_cnt[5] & sys_clk_cnt[6]);
//@2:1
assign NN_1 = 1'b0;
//@2:1
assign NN_2 = 1'b1;
endmodule /* baud_1 */
module PFUMX (
ALUT,
BLUT,
C0,
Z
);
input ALUT ;
input BLUT ;
input C0 ;
output Z ;
wire ALUT ;
wire BLUT ;
wire C0 ;
wire Z ;
wire GND ;
wire VCC ;
assign #(1) Z = ((!C0 & BLUT ) |
(C0 & ALUT ) |
(BLUT & ALUT ));
//@2:1
assign GND = 1'b0;
//@2:1
assign VCC = 1'b1;
endmodule /* PFUMX */
module FD1S3AX (
D,
CK,
Q,
QN,
GSR
);
input D ;
input CK ;
output Q ;
output QN ;
input GSR ;
wire D ;
wire CK ;
wire Q ;
wire QN ;
wire GSR ;
wire gsrn ;
wire GND ;
wire VCC ;
assign #(1) gsrn = ~ GSR;
reg Q_r_e_g; // dffr
always @(posedge CK or posedge gsrn ) Q_r_e_g = #1 gsrn ? 1'b0 : D ;
assign Q = Q_r_e_g;
initial Q_r_e_g = 0; // initial value for register/latch
assign #(1) QN = ~ Q;
//@2:1
assign GND = 1'b0;
//@2:1
assign VCC = 1'b1;
endmodule /* FD1S3AX */
module FD1P3DX (
D,
SP,
CK,
CD,
Q,
QN,
GSR
);
input D ;
input SP ;
input CK ;
input CD ;
output Q ;
output QN ;
input GSR ;
wire D ;
wire SP ;
wire CK ;
wire CD ;
wire Q ;
wire QN ;
wire GSR ;
wire gsrn ;
wire clr ;
wire m ;
wire GND ;
wire VCC ;
assign #(1) gsrn = ~ GSR;
assign #(1) clr = (CD | gsrn );
assign #(1) m = ((!SP & Q ) |
(SP & D ) |
(Q & D ));
reg Q_r_e_g; // dffr
always @(posedge CK or posedge clr ) Q_r_e_g = #1 clr ? 1'b0 : m ;
assign Q = Q_r_e_g;
initial Q_r_e_g = 0; // initial value for register/latch
assign #(1) QN = ~ Q;
//@2:1
assign GND = 1'b0;
//@2:1
assign VCC = 1'b1;
endmodule /* FD1P3DX */
module FD1P3BX (
D,
SP,
CK,
PD,
Q,
QN,
GSR
);
input D ;
input SP ;
input CK ;
input PD ;
output Q ;
output QN ;
input GSR ;
wire D ;
wire SP ;
wire CK ;
wire PD ;
wire Q ;
wire QN ;
wire GSR ;
wire gsrn ;
wire pre ;
wire m ;
wire GND ;
wire VCC ;
assign #(1) gsrn = ~ GSR;
assign #(1) pre = (PD | gsrn );
assign #(1) m = ((!SP & Q ) |
(SP & D ) |
(Q & D ));
reg Q_r_e_g; // dffs
always @(posedge CK or posedge pre ) Q_r_e_g = #1 pre ? 1'b1 : m;
assign Q = Q_r_e_g;
initial Q_r_e_g = 1; // initial value for register/latch
assign #(1) QN = ~ Q;
//@2:1
assign GND = 1'b0;
//@2:1
assign VCC = 1'b1;
endmodule /* FD1P3BX */
module DPR16X2B (
RDO0,
RDO1,
WDO0,
WDO1,
RAD0,
RAD1,
RAD2,
RAD3,
WAD0,
WAD1,
WAD2,
WAD3,
DI0,
DI1,
WRE,
WCK,
GSR
);
output RDO0 ;
output RDO1 ;
output WDO0 ;
output WDO1 ;
input RAD0 ;
input RAD1 ;
input RAD2 ;
input RAD3 ;
input WAD0 ;
input WAD1 ;
input WAD2 ;
input WAD3 ;
input DI0 ;
input DI1 ;
input WRE ;
input WCK ;
input GSR ;
wire RDO0 ;
wire RDO1 ;
wire WDO0 ;
wire WDO1 ;
wire RAD0 ;
wire RAD1 ;
wire RAD2 ;
wire RAD3 ;
wire WAD0 ;
wire WAD1 ;
wire WAD2 ;
wire WAD3 ;
wire DI0 ;
wire DI1 ;
wire WRE ;
wire WCK ;
wire GSR ;
wire [3:0] un1_wadr_reg;
wire [3:0] wadr_reg;
wire [1:0] din_reg_4;
wire [1:0] din_reg;
wire [1:0] un1_MEM_15_;
wire [1:0] MEM_15_;
wire [1:0] un1_MEM_5_;
wire [1:0] MEM_5_;
wire [1:0] un1_MEM_9_;
wire [1:0] MEM_9_;
wire [1:0] un1_MEM_11_;
wire [1:0] MEM_11_;
wire [1:0] un1_MEM_0_;
wire [1:0] MEM_0_;
wire [1:0] un1_MEM_12_;
wire [1:0] MEM_12_;
wire [1:0] un1_MEM_14_;
wire [1:0] MEM_14_;
wire [1:0] un1_MEM_10_;
wire [1:0] MEM_10_;
wire [1:0] un1_MEM_4_;
wire [1:0] MEM_4_;
wire [1:0] un1_MEM_8_;
wire [1:0] MEM_8_;
wire [1:0] un1_MEM_13_;
wire [1:0] MEM_13_;
wire [1:0] un1_MEM_6_;
wire [1:0] MEM_6_;
wire [1:0] un1_MEM_2_;
wire [1:0] MEM_2_;
wire [1:0] un1_MEM_3_;
wire [1:0] MEM_3_;
wire [1:0] un1_MEM_7_;
wire [1:0] MEM_7_;
wire [1:0] un1_MEM_1_;
wire [1:0] MEM_1_;
wire [1:0] RDOb;
wire [1:0] WDOb;
wire un1_GSR ;
wire WAD0b ;
wire WAD1b ;
wire WAD2b ;
wire WAD3b ;
wire DI0b ;
wire DI1b ;
wire WCKb ;
wire WREb ;
wire RAD0b ;
wire RAD1b ;
wire RAD2b ;
wire RAD3b ;
wire un1_WAD0b ;
wire un1_WAD1b ;
wire un1_WAD2b ;
wire un1_WAD3b ;
wire un1_WCKb ;
wire un1_RAD0b ;
wire un1_RAD1b ;
wire un1_RAD2b ;
wire un1_RAD3b ;
wire wre_reg ;
wire un1_wadr_reg_1 ;
wire un1_wadr_reg_2 ;
wire un1_wadr_reg_3 ;
wire un1_wadr_reg_4 ;
wire un1_wadr_reg_5 ;
wire un1_wadr_reg_6 ;
wire un1_wadr_reg_7 ;
wire un1_wadr_reg_8 ;
wire un1_wadr_reg_9 ;
wire un1_wadr_reg_10 ;
wire un1_wadr_reg_11 ;
wire un1_wadr_reg_12 ;
wire un1_wadr_reg_13 ;
wire un1_wadr_reg_14 ;
wire un1_wadr_reg_15 ;
wire un1_wadr_reg_16 ;
wire un1_RAD0b_1 ;
wire un1_WAD0b_1 ;
wire un1_RAD0b_2 ;
wire un1_RAD0b_3 ;
wire un1_RAD1b_1 ;
wire un1_RAD0b_4 ;
wire un1_RAD2b_1 ;
wire un1_RAD0b_5 ;
wire un1_RAD1b_2 ;
wire un1_RAD0b_6 ;
wire un1_RAD3b_1 ;
wire un1_RAD0b_7 ;
wire un1_RAD1b_3 ;
wire un1_RAD0b_8 ;
wire un1_RAD2b_2 ;
wire un1_RAD0b_9 ;
wire un1_RAD1b_4 ;
wire un1_WAD0b_2 ;
wire un1_WAD0b_3 ;
wire un1_WAD1b_1 ;
wire un1_WAD0b_4 ;
wire un1_WAD2b_1 ;
wire un1_WAD0b_5 ;
wire un1_WAD1b_2 ;
wire un1_WAD0b_6 ;
wire un1_WAD3b_1 ;
wire un1_WAD0b_7 ;
wire un1_WAD1b_3 ;
wire un1_WAD0b_8 ;
wire un1_WAD2b_2 ;
wire un1_WAD0b_9 ;
wire un1_WAD1b_4 ;
wire GND ;
wire VCC ;
assign #(1) un1_GSR = ~ GSR;
assign #(1) un1_wadr_reg[3:0] = ~ wadr_reg[3:0];
assign #(1) WAD0b = WAD0;
assign #(1) WAD1b = WAD1;
assign #(1) WAD2b = WAD2;
assign #(1) WAD3b = WAD3;
assign #(1) DI0b = DI0;
assign #(1) DI1b = DI1;
assign #(1) WCKb = WCK;
assign #(1) WREb = WRE;
assign #(1) RAD0b = RAD0;
assign #(1) RAD1b = RAD1;
assign #(1) RAD2b = RAD2;
assign #(1) RAD3b = RAD3;
assign #(1) un1_WAD0b = ~ WAD0b;
assign #(1) un1_WAD1b = ~ WAD1b;
assign #(1) un1_WAD2b = ~ WAD2b;
assign #(1) un1_WAD3b = ~ WAD3b;
assign #(1) un1_WCKb = ~ WCKb;
assign #(1) un1_RAD0b = ~ RAD0b;
assign #(1) un1_RAD1b = ~ RAD1b;
assign #(1) un1_RAD2b = ~ RAD2b;
assign #(1) un1_RAD3b = ~ RAD3b;
reg wre_reg_r_e_g; // dffr
always @(posedge WCKb or posedge un1_GSR ) wre_reg_r_e_g = #1 un1_GSR ? 1'b0 : WREb ;
assign wre_reg = wre_reg_r_e_g;
assign #(1) un1_wadr_reg_1 = wadr_reg[0] & wadr_reg[1] & wadr_reg[2] &
wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_2 = un1_wadr_reg[0] & un1_wadr_reg[1] & un1_wadr_reg[2] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_3 = wadr_reg[1] & un1_wadr_reg[0] & un1_wadr_reg[2] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_4 = wadr_reg[0] & wadr_reg[1] & un1_wadr_reg[2] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_5 = wadr_reg[0] & wadr_reg[1] & wadr_reg[2] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_6 = wadr_reg[2] & un1_wadr_reg[0] & un1_wadr_reg[1] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_7 = wadr_reg[0] & un1_wadr_reg[1] & un1_wadr_reg[2] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_8 = wadr_reg[1] & wadr_reg[2] & un1_wadr_reg[0] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_9 = wadr_reg[0] & wadr_reg[1] & wadr_reg[3] &
un1_wadr_reg[2] & wre_reg ;
assign #(1) un1_wadr_reg_10 = wadr_reg[3] & un1_wadr_reg[0] & un1_wadr_reg[1] &
un1_wadr_reg[2] & wre_reg ;
assign #(1) un1_wadr_reg_11 = wadr_reg[0] & wadr_reg[2] & un1_wadr_reg[1] &
un1_wadr_reg[3] & wre_reg ;
assign #(1) un1_wadr_reg_12 = wadr_reg[1] & wadr_reg[3] & un1_wadr_reg[0] &
un1_wadr_reg[2] & wre_reg ;
assign #(1) un1_wadr_reg_13 = wadr_reg[1] & wadr_reg[2] & wadr_reg[3] &
un1_wadr_reg[0] & wre_reg ;
assign #(1) un1_wadr_reg_14 = wadr_reg[2] & wadr_reg[3] & un1_wadr_reg[0] &
un1_wadr_reg[1] & wre_reg ;
assign #(1) un1_wadr_reg_15 = wadr_reg[0] & wadr_reg[3] & un1_wadr_reg[1] &
un1_wadr_reg[2] & wre_reg ;
assign #(1) un1_wadr_reg_16 = wadr_reg[0] & wadr_reg[2] & wadr_reg[3] &
un1_wadr_reg[1] & wre_reg ;
assign #(1) un1_RAD0b_1 = RAD0b & RAD1b & RAD2b & RAD3b ;
assign #(1) un1_WAD0b_1 = WAD0b & WAD1b & WAD2b & WAD3b ;
assign #(1) din_reg_4[0] = ((!GSR & din_reg[0] ) |
(GSR & DI0b ) |
(din_reg[0] & DI0b ));
assign #(1) din_reg_4[1] = ((!GSR & din_reg[1] ) |
(GSR & DI1b ) |
(din_reg[1] & DI1b ));
assign #(1) un1_RAD0b_2 = un1_RAD0b & un1_RAD1b & un1_RAD2b & un1_RAD3b ;
assign #(1) un1_RAD0b_3 = RAD0b & un1_RAD1b & un1_RAD2b & un1_RAD3b ;
assign #(1) un1_RAD1b_1 = RAD1b & un1_RAD0b & un1_RAD2b & un1_RAD3b ;
assign #(1) un1_RAD0b_4 = RAD0b & RAD1b & un1_RAD2b & un1_RAD3b ;
assign #(1) un1_RAD2b_1 = RAD2b & un1_RAD0b & un1_RAD1b & un1_RAD3b ;
assign #(1) un1_RAD0b_5 = RAD0b & RAD2b & un1_RAD1b & un1_RAD3b ;
assign #(1) un1_RAD1b_2 = RAD1b & RAD2b & un1_RAD0b & un1_RAD3b ;
assign #(1) un1_RAD0b_6 = RAD0b & RAD1b & RAD2b & un1_RAD3b ;
assign #(1) un1_RAD3b_1 = RAD3b & un1_RAD0b & un1_RAD1b & un1_RAD2b ;
assign #(1) un1_RAD0b_7 = RAD0b & RAD3b & un1_RAD1b & un1_RAD2b ;
assign #(1) un1_RAD1b_3 = RAD1b & RAD3b & un1_RAD0b & un1_RAD2b ;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -