if_mult_decode.prf
来自「《设计与验证Verilog HDL》光盘内容」· PRF 代码 · 共 12 行
PRF
12 行
#
# Logical Preferences generated for Lucent by Synplify 8.1.0, Build 532R.
#
# Period Constraints
# Output Constraints
# Input Constraints
BLOCK ASYNCPATHS;
# End of generated Logical Preferences.
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?