buzz2.syr

利用xilinx实现一个简易的电子琴。简谱中的音名与频率一一对应。

Release 4.1WP3.x - xst E.33
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.76 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.76 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VERILOG
Input File Name                    : buzz2.prj

---- Target Parameters
Target Device                      : XC9500
Output File Name                   : buzz2
Output Format                      : NGC
Target Technology                  : 9500

---- Source Options
Top Module Name                    : buzz2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Auto
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
wysiwyg                            : NO

=========================================================================

 
Compiling source file : buzz2.prj
Compiling included source file 'buzz2.v'
Module <buzz2> compiled.
Continuing compilation of source file 'buzz2.prj'
Compiling included source file 'd:/Xilinx_WebPACK/verilog/src/iSE/unisim_comp.v'
Continuing compilation of source file 'buzz2.prj'
No errors in compilation
Analysis of file <buzz2.prj> succeeded.
 
 
Starting Verilog synthesis.
 
Analyzing top module <buzz2>.
WARNING:Xst:905 - "buzz2.v", line 16: The signals <counter> are missing in the sensitivity list of always block.
Module <buzz2> is correct for synthesis.

Synthesizing Unit <buzz2>.
    Related source file is buzz2.v.
    Found 31-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <buzz2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  31-bit up counter                : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <buzz2> ...
=========================================================================
Final Results
Output File Name                   : buzz2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Auto
XOR Preserve                       : YES

Macro Statistics
# Xors                             : 30
  1-bit xor2                       : 30

Design Statistics
# Edif Instances                   : 156
# I/Os                             : 18

=========================================================================
CPU : 2.86 / 3.62 s | Elapsed : 3.00 / 3.00 s
 
-->