📄 buzz.v
字号:
module buzz ( clk,buzzout);
input clk;
output buzzout;
reg buzzout_reg;
reg [30:0] counter;
always @ (posedge clk)
begin
counter=counter+1;
end
always @ (counter[7])
begin
if(counter[25]&counter[27])
buzzout_reg=!(counter[11]&counter[21]);
end
assign buzzout=buzzout_reg;
endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -