latchor1.v

多个Verilog和vhdl程序例子

module latchor1(q, a, b, clk);
output q;
input a, b, clk;

assign q = clk ? (a | b) : q;

endmodule