sms4.mpf

用Verilog实现国内第一个商用密码算法SMS4的加密和解密。

; File for saving command history 
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described 
; in VHDL or Verilog format. For VHDL, PathSeparator = /
; for Verilog, PathSeparator = .
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example, sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, or deposit 
; or in other terms, fixed, wired, or charged.
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control number of VHDL files open concurrently
;   This number should always be less than the
;   current ulimit setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Controls the number of hierarchical regions displayed as
; part of a signal name shown in the waveform window.  The default
; value or a value of zero tells VSIM to display the full name.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of a generate statement label. Don't quote it.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is to be compressed.
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; Turn on (1) or off (0) WLF file compression.
; The default is 1; compress WLF file.
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in WLF file
; or only regions containing logged signals (0).
; The default is 0; log only regions with logged signals.
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0; no limit.  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0; no limit.
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the 
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0; don't delete WLF file when simulation ends.
; WLFDeleteOnQuit = 1

[lmc]
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software
libsm = $MODEL_TECH/libsm.sl
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
; libsm = $MODEL_TECH/libsm.dll
;  Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
;  Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
;  Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (Windows NT)
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
;  Logic Modeling's SmartModel SWIFT software (Linux)
; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so

; ModelSim's interface to Logic Modeling's hardware modeler SFI software
libhm = $MODEL_TECH/libhm.sl
; ModelSim's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
; libhm = $MODEL_TECH/libhm.dll
;  Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
; libsfi = <sfi_dir>/lib/hp700/libsfi.sl
;  Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
; libsfi = <sfi_dir>/lib/rs6000/libsfi.a
;  Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
; libsfi = <sfi_dir>/lib/sun4.solaris/libsfi.so
;  Logic Modeling's hardware modeler SFI software (Windows NT)
; libsfi = <sfi_dir>/lib/pcnt/lm_sfi.dll
;  Logic Modeling's hardware modeler SFI software (Linux)
; libsfi = <sfi_dir>/lib/linux/libsfi.so
[Project]
Project_Version = 2
Project_DefaultLib = work
Project_SortMethod = alpha
Project_Files_Count = 21
Project_File_0 = D:/graduate paper/SMS4d_code/sms4_ori_test_01.v
Project_File_P_0 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177383725 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 18 dont_compile 0
Project_File_1 = D:/graduate paper/SMS4d_code/timescale.v
Project_File_P_1 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1175070067 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 0 dont_compile 0
Project_File_2 = D:/graduate paper/SMS4d_code/sms4_ori_test1.v
Project_File_P_2 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177394496 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 19 dont_compile 0
Project_File_3 = D:/graduate paper/SMS4d_code/sms4_ori.v
Project_File_P_3 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177393704 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 15 dont_compile 0
Project_File_4 = D:/graduate paper/SMS4d_code/BK_SHIFT0.v
Project_File_P_4 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176291242 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 6 dont_compile 0
Project_File_5 = D:/graduate paper/SMS4d_code/BK_SHIFT1.v
Project_File_P_5 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176291521 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 7 dont_compile 0
Project_File_6 = D:/graduate paper/SMS4d_code/sbox.v
Project_File_P_6 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176288996 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 13 dont_compile 0
Project_File_7 = D:/graduate paper/SMS4d_code/BK_SHIFT2.v
Project_File_P_7 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176291723 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 8 dont_compile 0
Project_File_8 = D:/graduate paper/SMS4d_code/sms4_de_ori_test.v
Project_File_P_8 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177328580 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 16 dont_compile 0
Project_File_9 = D:/graduate paper/SMS4d_code/B_SHIFT0.v
Project_File_P_9 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176289175 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 1 dont_compile 0
Project_File_10 = D:/graduate paper/SMS4d_code/sms4_control_ori.v
Project_File_P_10 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177393608 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 14 dont_compile 0
Project_File_11 = D:/graduate paper/SMS4d_code/B_SHIFT1.v
Project_File_P_11 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176290024 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 2 dont_compile 0
Project_File_12 = D:/graduate paper/SMS4d_code/key_expand_ori.v
Project_File_P_12 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177393491 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 12 dont_compile 0
Project_File_13 = D:/graduate paper/SMS4d_code/B_SHIFT2.v
Project_File_P_13 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176290135 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 3 dont_compile 0
Project_File_14 = D:/graduate paper/SMS4d_code/sms4_en_ori_test.v
Project_File_P_14 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177327903 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 17 dont_compile 0
Project_File_15 = D:/graduate paper/SMS4d_code/B_SHIFT3.v
Project_File_P_15 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176290964 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 4 dont_compile 0
Project_File_16 = D:/graduate paper/SMS4d_code/edcrypt_ori_test.v
Project_File_P_16 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176297118 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 11 dont_compile 0
Project_File_17 = D:/graduate paper/SMS4d_code/B_SHIFT4.v
Project_File_P_17 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176291181 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 5 dont_compile 0
Project_File_18 = D:/graduate paper/SMS4d_code/edcrypt_ori.v
Project_File_P_18 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177391821 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 10 dont_compile 0
Project_File_19 = D:/graduate paper/SMS4d_code/CK.v
Project_File_P_19 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1176293843 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 9 dont_compile 0
Project_File_20 = D:/graduate paper/SMS4d_code/sms4_ori_test_00.v
Project_File_P_20 = file_type Verilog group_id 0 vlog_nodebug 0 vlog_noload 0 last_compile 1177383665 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_options {} vlog_upper 0 compile_to work compile_order 20 dont_compile 0