frediv.v

CPLD驱动VGA显示器的VERILOG源代码．

//Verilog Frequency Div. 2
module frediv(clk,out);
input clk;
output out;
reg out;
always @(posedge clk)
         out=(~out);
endmodule