smartsopc_standard_1c6.map.rpt

来自「这个是华清远见 高级班 培训的 实验 代码」· RPT 代码 · 共 355 行 · 第 1/5 页

Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri May 19 16:06:12 2006            ;
; Quartus II Version          ; 5.0 Build 168 06/22/2005 SP 1.04 SJ Full Version ;
; Revision Name               ; SmartSOPC_standard_1c6                           ;
; Top-level Entity Name       ; SmartSOPC_standard_1c6                           ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 5,741                                            ;
; Total pins                  ; 149                                              ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 10,240                                           ;
; Total PLLs                  ; 1                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+--------------------------------------------------------------------+------------------------+------------------------+
; Option                                                             ; Setting                ; Default Value          ;
+--------------------------------------------------------------------+------------------------+------------------------+
; Device                                                             ; EP1C6Q240C8            ;                        ;
; Top-level entity name                                              ; SmartSOPC_standard_1c6 ; SmartSOPC_standard_1c6 ;
; Family name                                                        ; Cyclone                ; Stratix                ;
; Use smart compilation                                              ; Off                    ; Off                    ;
; Restructure Multiplexers                                           ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                ; off                    ; off                    ;
; Preserve fewer node names                                          ; On                     ; On                     ;
; Disable OpenCore Plus hardware evaluation                          ; Off                    ; Off                    ;
; Verilog Version                                                    ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                       ; VHDL93                 ; VHDL93                 ;
; State Machine Processing                                           ; Auto                   ; Auto                   ;
; Extract Verilog State Machines                                     ; On                     ; On                     ;
; Extract VHDL State Machines                                        ; On                     ; On                     ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                     ; On                     ;
; NOT Gate Push-Back                                                 ; On                     ; On                     ;
; Power-Up Don't Care                                                ; On                     ; On                     ;
; Remove Redundant Logic Cells                                       ; Off                    ; Off                    ;
; Remove Duplicate Registers                                         ; On                     ; On                     ;
; Ignore CARRY Buffers                                               ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                             ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                              ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                          ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                               ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                     ; Off                    ; Off                    ;
; Optimization Technique -- Cyclone                                  ; Balanced               ; Balanced               ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                     ; 70                     ;
; Auto Carry Chains                                                  ; On                     ; On                     ;
; Auto Open-Drain Pins                                               ; On                     ; On                     ;
; Remove Duplicate Logic                                             ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                    ; Off                    ;
; Perform gate-level register retiming                               ; Off                    ; Off                    ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                     ; On                     ;
; Auto ROM Replacement                                               ; On                     ; On                     ;
; Auto RAM Replacement                                               ; On                     ; On                     ;
; Auto Shift Register Replacement                                    ; On                     ; On                     ;
; Auto Clock Enable Replacement                                      ; On                     ; On                     ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On                     ; On                     ;
; Auto RAM Block Balancing                                           ; On                     ; On                     ;
; Auto Resource Sharing                                              ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                 ; Off                    ; Off                    ;