nand.v

將Verilog設計轉成VHDL設計的程式

module NAND(in1, in2, out);

  input in1, in2;
  output out;
  // continuous assign statement
  assign out = ~(in1 & in2);

endmodule