📄 jtdtest.rpt
字号:
-- Node name is '~294~1'
-- Equation name is '~294~1', location is LC6_C10, type is buried.
-- synthesized logic cell
_LC6_C10 = LCELL( _EQ019);
_EQ019 = !i10 & !i11 & !i12 & i13
# !i10 & i11 & !i13;
-- Node name is ':294'
-- Equation name is '_LC6_C8', type is buried
_LC6_C8 = LCELL( _EQ020);
_EQ020 = i184 & !_LC4_C9
# _LC6_C10;
-- Node name is '~295~1'
-- Equation name is '~295~1', location is LC3_C12, type is buried.
-- synthesized logic cell
_LC3_C12 = LCELL( _EQ021);
_EQ021 = i13 & _LC1_C12;
-- Node name is '~295~2'
-- Equation name is '~295~2', location is LC4_C12, type is buried.
-- synthesized logic cell
_LC4_C12 = LCELL( _EQ022);
_EQ022 = !i10 & i11 & i12 & !i13
# i10 & !i11 & i12 & !i13;
-- Node name is ':295'
-- Equation name is '_LC3_C8', type is buried
_LC3_C8 = LCELL( _EQ023);
_EQ023 = i183 & !_LC4_C9
# _LC5_C10;
-- Node name is '~296~1'
-- Equation name is '~296~1', location is LC1_C1, type is buried.
-- synthesized logic cell
_LC1_C1 = LCELL( _EQ024);
_EQ024 = i13 & _LC1_C12
# _LC5_C9;
-- Node name is '~296~2'
-- Equation name is '~296~2', location is LC4_C1, type is buried.
-- synthesized logic cell
_LC4_C1 = LCELL( _EQ025);
_EQ025 = i10 & i11 & !i12 & !i13
# !i10 & i12 & !i13
# !i11 & i12 & !i13;
-- Node name is ':296'
-- Equation name is '_LC5_C1', type is buried
_LC5_C1 = LCELL( _EQ026);
_EQ026 = i182 & !_LC4_C9
# _LC4_C1
# _LC1_C1;
-- Node name is '~297~1'
-- Equation name is '~297~1', location is LC5_C9, type is buried.
-- synthesized logic cell
!_LC5_C9 = _LC5_C9~NOT;
_LC5_C9~NOT = LCELL( _EQ027);
_EQ027 = i13
# !i10 & !_LC1_C9
# !_LC1_C9 & !_LC1_C12;
-- Node name is '~297~2'
-- Equation name is '~297~2', location is LC2_C1, type is buried.
-- synthesized logic cell
_LC2_C1 = LCELL( _EQ028);
_EQ028 = !i10 & !i11 & i12 & !i13
# i11 & !i12 & !i13;
-- Node name is ':297'
-- Equation name is '_LC8_C1', type is buried
_LC8_C1 = LCELL( _EQ029);
_EQ029 = i181 & !_LC4_C9
# _LC1_C1
# _LC2_C1;
-- Node name is '~298~1'
-- Equation name is '~298~1', location is LC7_C9, type is buried.
-- synthesized logic cell
_LC7_C9 = LCELL( _EQ030);
_EQ030 = !i13 & _LC1_C9
# i180 & !_LC4_C9;
-- Node name is ':348'
-- Equation name is '_LC2_C8', type is buried
_LC2_C8 = DFFE( _EQ031, GLOBAL( clk), VCC, VCC, VCC);
_EQ031 = i187 & !_LC4_C9 & _LC6_A1
# _LC2_C8 & !_LC6_A1;
-- Node name is ':349'
-- Equation name is '_LC4_C10', type is buried
_LC4_C10 = DFFE( _EQ032, GLOBAL( clk), VCC, VCC, VCC);
_EQ032 = _LC2_C10 & _LC6_A1
# _LC4_C10 & !_LC6_A1;
-- Node name is ':350'
-- Equation name is '_LC8_C12', type is buried
_LC8_C12 = DFFE( _EQ033, GLOBAL( clk), VCC, VCC, VCC);
_EQ033 = _LC6_A1 & _LC6_C12
# !_LC6_A1 & _LC8_C12;
-- Node name is ':351'
-- Equation name is '_LC1_C8', type is buried
_LC1_C8 = DFFE( _EQ034, GLOBAL( clk), VCC, VCC, VCC);
_EQ034 = _LC6_A1 & _LC6_C8
# _LC1_C8 & !_LC6_A1;
-- Node name is ':352'
-- Equation name is '_LC4_C8', type is buried
_LC4_C8 = DFFE( _EQ035, GLOBAL( clk), VCC, VCC, VCC);
_EQ035 = _LC3_C8 & _LC6_A1
# _LC4_C8 & !_LC6_A1;
-- Node name is ':353'
-- Equation name is '_LC7_C1', type is buried
_LC7_C1 = DFFE( _EQ036, GLOBAL( clk), VCC, VCC, VCC);
_EQ036 = _LC5_C1 & _LC6_A1
# !_LC6_A1 & _LC7_C1;
-- Node name is ':354'
-- Equation name is '_LC2_C11', type is buried
_LC2_C11 = DFFE( _EQ037, GLOBAL( clk), VCC, VCC, VCC);
_EQ037 = _LC6_A1 & _LC8_C1
# _LC2_C11 & !_LC6_A1;
-- Node name is ':355'
-- Equation name is '_LC3_C9', type is buried
_LC3_C9 = DFFE( _EQ038, GLOBAL( clk), VCC, VCC, VCC);
_EQ038 = _LC6_A1 & _LC7_C9
# _LC5_C10 & _LC6_A1
# _LC3_C9 & !_LC6_A1;
-- Node name is ':415'
-- Equation name is '_LC3_A4', type is buried
_LC3_A4 = LCELL( _EQ039);
_EQ039 = !i20 & !i21 & i22;
-- Node name is ':459'
-- Equation name is '_LC2_A4', type is buried
!_LC2_A4 = _LC2_A4~NOT;
_LC2_A4~NOT = LCELL( _EQ040);
_EQ040 = i20 & i21 & i22;
-- Node name is '~526~1'
-- Equation name is '~526~1', location is LC3_A1, type is buried.
-- synthesized logic cell
_LC3_A1 = LCELL( _EQ041);
_EQ041 = !i20 & i22
# !i21 & i22
# i21 & !i22
# !i20 & i21;
-- Node name is ':526'
-- Equation name is '_LC7_A1', type is buried
_LC7_A1 = LCELL( _EQ042);
_EQ042 = _LC3_A1
# i286 & !_LC2_A4;
-- Node name is ':527'
-- Equation name is '_LC4_A5', type is buried
_LC4_A5 = LCELL( _EQ043);
_EQ043 = !i20 & i22
# !i21 & i22
# i22 & i285;
-- Node name is ':528'
-- Equation name is '_LC2_A5', type is buried
_LC2_A5 = LCELL( _EQ044);
_EQ044 = !i20 & i21
# i284 & !_LC2_A4;
-- Node name is ':529'
-- Equation name is '_LC5_A5', type is buried
_LC5_A5 = LCELL( _EQ045);
_EQ045 = i20 & !i21 & i22
# i21 & !i22
# !i20 & i21
# i21 & i283;
-- Node name is ':530'
-- Equation name is '_LC1_A1', type is buried
_LC1_A1 = LCELL( _EQ046);
_EQ046 = !i20 & i22
# !i21 & i22
# i20 & !i22
# i20 & !i21
# i22 & i282;
-- Node name is '~531~1'
-- Equation name is '~531~1', location is LC4_A4, type is buried.
-- synthesized logic cell
_LC4_A4 = LCELL( _EQ047);
_EQ047 = i21 & !i22
# i20 & !i22;
-- Node name is ':531'
-- Equation name is '_LC5_A4', type is buried
_LC5_A4 = LCELL( _EQ048);
_EQ048 = _LC3_A4
# i281 & !_LC2_A4
# _LC4_A4;
-- Node name is ':532'
-- Equation name is '_LC7_A11', type is buried
_LC7_A11 = LCELL( _EQ049);
_EQ049 = i20 & !i21 & i22
# i21 & !i22
# !i20 & i21
# i21 & i280;
-- Node name is ':582'
-- Equation name is '_LC7_A4', type is buried
_LC7_A4 = DFFE( _EQ050, GLOBAL( clk), VCC, VCC, VCC);
_EQ050 = i287 & !_LC2_A4 & !_LC6_A1
# _LC6_A1 & _LC7_A4;
-- Node name is ':583'
-- Equation name is '_LC5_A1', type is buried
_LC5_A1 = DFFE( _EQ051, GLOBAL( clk), VCC, VCC, VCC);
_EQ051 = !_LC6_A1 & _LC7_A1
# _LC5_A1 & _LC6_A1;
-- Node name is ':584'
-- Equation name is '_LC6_A5', type is buried
_LC6_A5 = DFFE( _EQ052, GLOBAL( clk), VCC, VCC, VCC);
_EQ052 = _LC4_A5 & !_LC6_A1
# _LC6_A1 & _LC6_A5;
-- Node name is ':585'
-- Equation name is '_LC8_A5', type is buried
_LC8_A5 = DFFE( _EQ053, GLOBAL( clk), VCC, VCC, VCC);
_EQ053 = _LC2_A5 & !_LC6_A1
# _LC6_A1 & _LC8_A5;
-- Node name is ':586'
-- Equation name is '_LC1_A11', type is buried
_LC1_A11 = DFFE( _EQ054, GLOBAL( clk), VCC, VCC, VCC);
_EQ054 = _LC5_A5 & !_LC6_A1
# _LC1_A11 & _LC6_A1;
-- Node name is ':587'
-- Equation name is '_LC4_A1', type is buried
_LC4_A1 = DFFE( _EQ055, GLOBAL( clk), VCC, VCC, VCC);
_EQ055 = _LC1_A1 & !_LC6_A1
# _LC4_A1 & _LC6_A1;
-- Node name is ':588'
-- Equation name is '_LC1_A4', type is buried
_LC1_A4 = DFFE( _EQ056, GLOBAL( clk), VCC, VCC, VCC);
_EQ056 = _LC5_A4 & !_LC6_A1
# _LC1_A4 & _LC6_A1;
-- Node name is ':589'
-- Equation name is '_LC3_A11', type is buried
_LC3_A11 = DFFE( _EQ057, GLOBAL( clk), VCC, VCC, VCC);
_EQ057 = !_LC6_A1 & _LC7_A11
# _LC3_A11 & _LC6_A1;
Project Information d:\dragon\jtdtest.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:01
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:02
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:04
Memory Allocated
-----------------
Peak memory allocated during compilation = 15,032K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -