proj_top.hif

这是一个FPGA的BCD码编码器设计.编译后可以下载到ALTEA的器件中仿真.

Version 4.0 Build 190 1/28/2004 SJ Full Version
19
OFF
OFF
OFF
OFF
OFF
# entity
proj_top
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proj_top.v
1109769000
7
# storage
db|proj_top(0).cnf
db|proj_top(0).cnf
# internal_option {
AUTO_RESOURCE_SHARING
OFF
PRESERVE_REGISTER
OFF
DUP_REG_EXTRACTION
ON
DUP_LOGIC_EXTRACTION
ON
}
# end
# entity
lpm_ram_dp
# case_insensitive
# source_file
..|..|quartus|libraries|megafunctions|lpm_ram_dp.tdf
1074616122
6
# storage
db|proj_top(1).cnf
db|proj_top(1).cnf
# user_parameter {
LPM_WIDTH
8
PARAMETER_DEC
USR
LPM_WIDTHAD
4
PARAMETER_DEC
USR
LPM_NUMWORDS
16
PARAMETER_UNKNOWN
DEF
LPM_INDATA
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_RDADDRESS_CONTROL
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_WRADDRESS_CONTROL
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_OUTDATA
REGISTERED
PARAMETER_UNKNOWN
USR
LPM_FILE
RAMs.mif
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
FLEX10KE
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
data
data
data
data
data
data
data
data
q
q
q
q
q
q
q
q
rdaddress
rdaddress
rdaddress
rdaddress
rdclock
wraddress
wraddress
wraddress
wraddress
wrclock
wren
}
# include_file {
..|..|quartus|libraries|megafunctions|altdpram.inc
1065201364
..|..|quartus|libraries|megafunctions|lpm_mux.inc
1065206910
..|..|quartus|libraries|megafunctions|lpm_decode.inc
1065206278
..|..|quartus|libraries|megafunctions|aglobal.inc
1067245770
}
# end
# entity
altdpram
# case_insensitive
# source_file
..|..|quartus|libraries|megafunctions|altdpram.tdf
1074616116
6
# storage
db|proj_top(2).cnf
db|proj_top(2).cnf
# user_parameter {
WIDTH
8
PARAMETER_UNKNOWN
USR
WIDTHAD
4
PARAMETER_UNKNOWN
USR
NUMWORDS
16
PARAMETER_UNKNOWN
USR
FILE
RAMs.mif
PARAMETER_UNKNOWN
USR
LPM_FILE
RAMs.mif
PARAMETER_UNKNOWN
USR
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
ON
PARAMETER_UNKNOWN
DEF
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
ON
PARAMETER_UNKNOWN
DEF
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
ON
PARAMETER_UNKNOWN
DEF
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
ON
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
ON
PARAMETER_UNKNOWN
DEF
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
ON
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
FLEX10KE
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
FLEX10KE
PARAMETER_UNKNOWN
USR
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
data0
data1
data2
data3
data4
data5
data6
data7
wraddress0
wraddress1
wraddress2
wraddress3
inclock
rdaddress0
rdaddress1
rdaddress2
rdaddress3
outclock
q0
q1
q2
q3
q4
q5
q6
q7
}
# include_file {
..|..|quartus|libraries|others|maxplus2|memmodes.inc
1065246458
..|..|quartus|libraries|megafunctions|lpm_decode.inc
1065206278
..|..|quartus|libraries|megafunctions|lpm_mux.inc
1065206910
..|..|quartus|libraries|megafunctions|a_hdffe.inc
1065198258
..|..|quartus|libraries|megafunctions|a_rdenreg.inc
1065198478
..|..|quartus|libraries|megafunctions|altqpram.inc
1065202280
..|..|quartus|libraries|megafunctions|alt_le_rden_reg.inc
1065199674
..|..|quartus|libraries|megafunctions|altsyncram.inc
1067509390
..|..|quartus|libraries|megafunctions|aglobal.inc
1067245770
}
# memory_file {
RAMs.mif
1109769025
}
# end
# complete