⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 a8251.fit.qmsg

📁 8251的完整的功能的实现,可以进行编译,综合.
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.30 16 16 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.30 VCCIO, 16 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 70 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 74 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 70 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 73 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  73 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 2 72 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  72 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 2 68 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  68 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 74 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 71 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 4 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  4 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 4 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  4 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.389 ns register register " "Info: Estimated most critical path is register to register delay of 7.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|data\[6\] 1 REG LAB_X37_Y29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y29; Fanout = 7; REG Node = 'rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|data\[6\]'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|data[6] } "NODE_NAME" } "" } } { "Rx_shift_reg.vhd" "" { Text "E:/UNZIPPED/8251_OSED/Rx_shift_reg.vhd" 70 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.459 ns) 1.307 ns rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out~4333 2 COMB LAB_X37_Y31 2 " "Info: 2: + IC(0.848 ns) + CELL(0.459 ns) = 1.307 ns; Loc. = LAB_X37_Y31; Fanout = 2; COMB Node = 'rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out~4333'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "1.307 ns" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|data[6] rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4333 } "NODE_NAME" } "" } } { "Rx_shift_reg.vhd" "" { Text "E:/UNZIPPED/8251_OSED/Rx_shift_reg.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.055 ns) + CELL(0.459 ns) 1.821 ns rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out~4335 3 COMB LAB_X37_Y31 1 " "Info: 3: + IC(0.055 ns) + CELL(0.459 ns) = 1.821 ns; Loc. = LAB_X37_Y31; Fanout = 1; COMB Node = 'rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out~4335'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.514 ns" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4333 rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4335 } "NODE_NAME" } "" } } { "Rx_shift_reg.vhd" "" { Text "E:/UNZIPPED/8251_OSED/Rx_shift_reg.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.087 ns) 2.335 ns rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out~4336 4 COMB LAB_X37_Y31 2 " "Info: 4: + IC(0.427 ns) + CELL(0.087 ns) = 2.335 ns; Loc. = LAB_X37_Y31; Fanout = 2; COMB Node = 'rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out~4336'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.514 ns" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4335 rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4336 } "NODE_NAME" } "" } } { "Rx_shift_reg.vhd" "" { Text "E:/UNZIPPED/8251_OSED/Rx_shift_reg.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.459 ns) 3.039 ns rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out\[2\]~4338 5 COMB LAB_X36_Y31 4 " "Info: 5: + IC(0.245 ns) + CELL(0.459 ns) = 3.039 ns; Loc. = LAB_X36_Y31; Fanout = 4; COMB Node = 'rx:i_rx\|rx_shift_reg:i_rx_shift_reg\|par_out\[2\]~4338'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.704 ns" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4336 rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out[2]~4338 } "NODE_NAME" } "" } } { "Rx_shift_reg.vhd" "" { Text "E:/UNZIPPED/8251_OSED/Rx_shift_reg.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.459 ns) 3.750 ns rx:i_rx\|rx_sync_comp:i_rx_sync_comp\|cmp_dat\[2\]~1922 6 COMB LAB_X35_Y31 1 " "Info: 6: + IC(0.252 ns) + CELL(0.459 ns) = 3.750 ns; Loc. = LAB_X35_Y31; Fanout = 1; COMB Node = 'rx:i_rx\|rx_sync_comp:i_rx_sync_comp\|cmp_dat\[2\]~1922'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.711 ns" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out[2]~4338 rx:i_rx|rx_sync_comp:i_rx_sync_comp|cmp_dat[2]~1922 } "NODE_NAME" } "" } } { "Rx_sync_comp.vhd" "" { Text "E:/UNZIPPED/8251_OSED/Rx_sync_comp.vhd" 67 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.087 ns) 4.264 ns rx:i_rx\|rx_sync_comp:i_rx_sync_comp\|reduce_nor~332 7 COMB LAB_X35_Y31 1 " "Info: 7: + IC(0.427 ns) + CELL(0.087 ns) = 4.264 ns; Loc. = LAB_X35_Y31; Fanout = 1; COMB Node = 'rx:i_rx\|rx_sync_comp:i_rx_sync_comp\|reduce_nor~332'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.514 ns" { rx:i_rx|rx_sync_comp:i_rx_sync_comp|cmp_dat[2]~1922 rx:i_rx|rx_sync_comp:i_rx_sync_comp|reduce_nor~332 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.213 ns) 5.509 ns rx:i_rx\|rx_sync_comp:i_rx_sync_comp\|reduce_nor~334 8 COMB LAB_X34_Y29 4 " "Info: 8: + IC(1.032 ns) + CELL(0.213 ns) = 5.509 ns; Loc. = LAB_X34_Y29; Fanout = 4; COMB Node = 'rx:i_rx\|rx_sync_comp:i_rx_sync_comp\|reduce_nor~334'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "1.245 ns" { rx:i_rx|rx_sync_comp:i_rx_sync_comp|reduce_nor~332 rx:i_rx|rx_sync_comp:i_rx_sync_comp|reduce_nor~334 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.087 ns) 6.023 ns rx:i_rx\|rx_det_cntrl:i_rx_det_cntrl\|next_state.synced2~93 9 COMB LAB_X34_Y29 2 " "Info: 9: + IC(0.427 ns) + CELL(0.087 ns) = 6.023 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'rx:i_rx\|rx_det_cntrl:i_rx_det_cntrl\|next_state.synced2~93'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.514 ns" { rx:i_rx|rx_sync_comp:i_rx_sync_comp|reduce_nor~334 rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.synced2~93 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.087 ns) 6.727 ns rx:i_rx\|rx_det_cntrl:i_rx_det_cntrl\|next_state.synced1~137 10 COMB LAB_X33_Y29 1 " "Info: 10: + IC(0.617 ns) + CELL(0.087 ns) = 6.727 ns; Loc. = LAB_X33_Y29; Fanout = 1; COMB Node = 'rx:i_rx\|rx_det_cntrl:i_rx_det_cntrl\|next_state.synced1~137'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.704 ns" { rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.synced2~93 rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.synced1~137 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.235 ns) 7.389 ns rx:i_rx\|rx_det_cntrl:i_rx_det_cntrl\|state.synced1 11 REG LAB_X33_Y29 3 " "Info: 11: + IC(0.427 ns) + CELL(0.235 ns) = 7.389 ns; Loc. = LAB_X33_Y29; Fanout = 3; REG Node = 'rx:i_rx\|rx_det_cntrl:i_rx_det_cntrl\|state.synced1'" {  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "0.662 ns" { rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.synced1~137 rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|state.synced1 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns 35.62 % " "Info: Total cell delay = 2.632 ns ( 35.62 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.757 ns 64.38 % " "Info: Total interconnect delay = 4.757 ns ( 64.38 % )" {  } {  } 0}  } { { "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" "" { Report "E:/UNZIPPED/8251_OSED/db/A8251_cmp.qrpt" Compiler "A8251" "UNKNOWN" "V1" "E:/UNZIPPED/8251_OSED/db/A8251.quartus_db" { Floorplan "E:/UNZIPPED/8251_OSED/" "" "7.389 ns" { rx:i_rx|rx_shift_reg:i_rx_shift_reg|data[6] rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4333 rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4335 rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out~4336 rx:i_rx|rx_shift_reg:i_rx_shift_reg|par_out[2]~4338 rx:i_rx|rx_sync_comp:i_rx_sync_comp|cmp_dat[2]~1922 rx:i_rx|rx_sync_comp:i_rx_sync_comp|reduce_nor~332 rx:i_rx|rx_sync_comp:i_rx_sync_comp|reduce_nor~334 rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.synced2~93 rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.synced1~137 rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|state.synced1 } "NODE_NAME" } "" } }  } 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -