a8251.fit.eqn

8251的完整的功能的实现,可以进行编译,综合.

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--LB1_state.parity is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.parity at LC_X30_Y29_N9
--operation mode is normal

LB1_state.parity_lut_out = JB1L62 & LB1L92 # !JB1L62 & (LB1_state.parity);
LB1_state.parity = DFFEAS(LB1_state.parity_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , LB1L03, , !K1_tx_resetn, V1L7);


--GB1_parity is tx:i_tx|tx_par_gen:i_tx_par_gen|parity at LC_X33_Y30_N0
--operation mode is normal

GB1_parity_lut_out = GB1L2 $ EB1L51 $ GB1L1 $ !EB1L71;
GB1_parity = DFFEAS(GB1_parity_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , LB1L74, , , , );


--V1L7 is rx:i_rx|rx_det_cntrl:i_rx_det_cntrl|next_state.hunt_sync~141 at LC_X33_Y30_N4
--operation mode is normal

M1_int_dout[1]_qfbk = M1_int_dout[1];
V1L7 = !M1_int_dout[1]_qfbk & !M1_int_dout[0];

--M1_int_dout[1] is proc:i_procintf|proc_mode_reg:I_proc_mode_reg|int_dout[1] at LC_X33_Y30_N4
--operation mode is normal

M1_int_dout[1] = DFFEAS(V1L7, GLOBAL(clk), GLOBAL(reset), , A1L64, A1L54, , , VCC);


--LB1_state.init is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.init at LC_X30_Y31_N3
--operation mode is normal

LB1_state.init_lut_out = !LB1L51 & (V1L7 # LB1L01 & !LB1L61);
LB1_state.init = DFFEAS(LB1_state.init_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1_state.start is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.start at LC_X29_Y30_N3
--operation mode is normal

LB1_state.start_lut_out = LB1L9 & (LB1L71 # !LB1L33 # !LB1L52);
LB1_state.start = DFFEAS(LB1_state.start_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1_state.stop2 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.stop2 at LC_X30_Y31_N6
--operation mode is normal

LB1_state.stop2_lut_out = LB1L9 & (LB1L91 # LB1_state.stop2 & !LB1L66);
LB1_state.stop2 = DFFEAS(LB1_state.stop2_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1_state.stop1 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.stop1 at LC_X30_Y31_N1
--operation mode is normal

LB1_state.stop1_lut_out = LB1L9 & (JB1L62 & LB1L81 # !JB1L62 & (LB1_state.stop1));
LB1_state.stop1 = DFFEAS(LB1_state.stop1_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1L82 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|Select~1341 at LC_X30_Y31_N9
--operation mode is normal

LB1L82 = LB1_state.init & !LB1_state.stop2 & !LB1_state.stop1 & !LB1_state.start;


--K1_tx_resetn is proc:i_procintf|proc_cmd_reg:I_proc_cmd_reg|tx_resetn at LC_X29_Y30_N2
--operation mode is normal

K1_tx_resetn_lut_out = VCC;
K1_tx_resetn = DFFEAS(K1_tx_resetn_lut_out, GLOBAL(nTxC), !GLOBAL(K1L71), , , , , , );


--FB1L1 is tx:i_tx|tx_line_mux:i_tx_line_mux|txdata~813 at LC_X35_Y32_N2
--operation mode is normal

FB1L1 = LB1_state.parity & !FB1L5 & GB1_parity # !K1_tx_resetn;


--LB1_state.data is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.data at LC_X29_Y31_N4
--operation mode is normal

LB1_state.data_lut_out = M1_int_dout[1] & (LB1L34) # !M1_int_dout[1] & (M1_int_dout[0] & (LB1L34) # !M1_int_dout[0] & LB1L14);
LB1_state.data = DFFEAS(LB1_state.data_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , !K1_tx_resetn, );


--FB1L2 is tx:i_tx|tx_line_mux:i_tx_line_mux|txdata~814 at LC_X35_Y32_N9
--operation mode is normal

FB1L2 = LB1_state.data & (GB1_parity);


--HB1_data_int[0] is tx:i_tx|tx_shift_reg:i_tx_shift_reg|data_int[0] at LC_X30_Y30_N7
--operation mode is normal

HB1_data_int[0]_lut_out = K1_tx_resetn & (LB1L05 & (EB1L2) # !LB1L05 & HB1_data_int[1]) # !K1_tx_resetn & (HB1_data_int[1]);
HB1_data_int[0] = DFFEAS(HB1_data_int[0]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , A1L44, , , !K1_tx_resetn, );


--FB1L3 is tx:i_tx|tx_line_mux:i_tx_line_mux|txdata~815 at LC_X35_Y32_N4
--operation mode is normal

FB1L3 = FB1L5 # LB1_state.start & (FB1L2) # !LB1_state.start & FB1L6;


--K1_cmd_reg[3] is proc:i_procintf|proc_cmd_reg:I_proc_cmd_reg|cmd_reg[3] at LC_X32_Y30_N4
--operation mode is normal

K1_cmd_reg[3]_lut_out = !K1_hunt & C1_LatchedData[3]$latch & (K1_int_proc_resetn1 # !K1_cmd_reg[6]);
K1_cmd_reg[3] = DFFEAS(K1_cmd_reg[3]_lut_out, GLOBAL(clk), GLOBAL(reset), , A1L34, , , , );


--FB1L4 is tx:i_tx|tx_line_mux:i_tx_line_mux|txdata~816 at LC_X35_Y32_N8
--operation mode is normal

FB1L4 = !K1_cmd_reg[3] & (FB1L1 # FB1L3 & !LB1_state.parity);


--K1_cmd_reg[0] is proc:i_procintf|proc_cmd_reg:I_proc_cmd_reg|cmd_reg[0] at LC_X32_Y30_N1
--operation mode is normal

K1_cmd_reg[0]_lut_out = !K1_hunt & C1_LatchedData[0]$latch & (K1_int_proc_resetn1 # !K1_cmd_reg[6]);
K1_cmd_reg[0] = DFFEAS(K1_cmd_reg[0]_lut_out, GLOBAL(clk), GLOBAL(reset), , A1L34, , , , );


--H1_ef_n is tx_fifo:i_tx_fifo|ef_n at LC_X32_Y31_N2
--operation mode is normal

H1_ef_n_lut_out = VCC;
H1_ef_n = DFFEAS(H1_ef_n_lut_out, GLOBAL(L1L7), !H1L4, , , , , , );


--A1L82 is int_txrdy~11 at LC_X31_Y31_N2
--operation mode is normal

A1L82 = !nCTS & !H1_ef_n & (K1_cmd_reg[0]);


--A1L92 is int_txrdy~12 at LC_X31_Y29_N7
--operation mode is normal

A1L92 = !nCTS & (K1_cmd_reg[0]);


--LB1_state.sync1 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.sync1 at LC_X30_Y29_N2
--operation mode is normal

LB1_state.sync1_lut_out = LB1L02 & (LB1L22 # LB1_state.sync1 & KB1L9);
LB1_state.sync1 = DFFEAS(LB1_state.sync1_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1_state.sync2 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|state.sync2 at LC_X29_Y30_N4
--operation mode is normal

LB1_state.sync2_lut_out = LB1L02 & (LB1L32 # LB1L42 & LB1L23);
LB1_state.sync2 = DFFEAS(LB1_state.sync2_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1L31 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|next_state.init~546 at LC_X30_Y29_N8
--operation mode is normal

LB1L31 = !LB1_state.sync1 & (!LB1_state.data & !LB1_state.sync2);


--KB1_bit_cnt[2] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_data_cnt:i_tx_data_cnt|bit_cnt[2] at LC_X29_Y28_N8
--operation mode is normal

KB1_bit_cnt[2]_lut_out = !KB1L8 & (KB1_bit_cnt[2] $ (KB1_bit_cnt[1] & KB1L1));
KB1_bit_cnt[2] = DFFEAS(KB1_bit_cnt[2]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--KB1_bit_cnt[1] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_data_cnt:i_tx_data_cnt|bit_cnt[1] at LC_X29_Y28_N7
--operation mode is normal

KB1_bit_cnt[1]_lut_out = !KB1L8 & (KB1_bit_cnt[1] $ KB1L1);
KB1_bit_cnt[1] = DFFEAS(KB1_bit_cnt[1]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--KB1_bit_cnt[0] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_data_cnt:i_tx_data_cnt|bit_cnt[0] at LC_X30_Y28_N0
--operation mode is normal

KB1_bit_cnt[0]_lut_out = !KB1L8 & (KB1_bit_cnt[0] $ (K1_tx_resetn & LB1L44));
KB1_bit_cnt[0] = DFFEAS(KB1_bit_cnt[0]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , , );


--LB1L1 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|data_cnt_clr~110 at LC_X30_Y28_N1
--operation mode is normal

LB1L1 = M1_int_dout[2] & KB1_bit_cnt[0] & (M1_int_dout[3] $ !KB1_bit_cnt[1]) # !M1_int_dout[2] & !KB1_bit_cnt[0] & (M1_int_dout[3] $ !KB1_bit_cnt[1]);


--KB1L9 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_data_cnt:i_tx_data_cnt|data_tc~40 at LC_X29_Y28_N5
--operation mode is normal

KB1L9 = !LB1L1 # !KB1_bit_cnt[2] # !reset;


--A1L22 is int_txempty~647 at LC_X31_Y29_N4
--operation mode is normal

A1L22 = !KB1L9 & (M1_int_dout[4] # !nCTS & K1_cmd_reg[0]);


--A1L32 is int_txempty~648 at LC_X31_Y29_N5
--operation mode is normal

A1L32 = A1L92 & !LB1L31 & (!A1L22) # !A1L92 & (LB1_state.parity # !LB1L31 & !A1L22);


--JB1_int_dout[1] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[1] at LC_X27_Y30_N2
--operation mode is arithmetic

JB1_int_dout[1]_lut_out = JB1_int_dout[1] $ (JB1L3);
JB1_int_dout[1] = DFFEAS(JB1_int_dout[1]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );

--JB1L6 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[1]~50 at LC_X27_Y30_N2
--operation mode is arithmetic

JB1L6_cout_0 = !JB1L3 # !JB1_int_dout[1];
JB1L6 = CARRY(JB1L6_cout_0);

--JB1L7 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[1]~50COUT1_85 at LC_X27_Y30_N2
--operation mode is arithmetic

JB1L7_cout_1 = !JB1L4 # !JB1_int_dout[1];
JB1L7 = CARRY(JB1L7_cout_1);


--JB1_int_dout[4] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[4] at LC_X27_Y30_N5
--operation mode is arithmetic

JB1_int_dout[4]_carry_eqn = (!JB1L21 & GND) # (JB1L21 & VCC);
JB1_int_dout[4]_lut_out = JB1_int_dout[4] $ !JB1_int_dout[4]_carry_eqn;
JB1_int_dout[4] = DFFEAS(JB1_int_dout[4]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );

--JB1L61 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[4]~54 at LC_X27_Y30_N5
--operation mode is arithmetic

JB1L61_cout_0 = JB1_int_dout[4] & !JB1L21;
JB1L61 = CARRY(JB1L61_cout_0);

--JB1L71 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[4]~54COUT1_88 at LC_X27_Y30_N5
--operation mode is arithmetic

JB1L71_cout_1 = JB1_int_dout[4] & !JB1L21;
JB1L71 = CARRY(JB1L71_cout_1);


--JB1L22 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|reduce_nor~64 at LC_X28_Y30_N1
--operation mode is normal

JB1L22 = JB1_int_dout[1] & M1_int_dout[1] & (M1_int_dout[0] $ !JB1_int_dout[4]) # !JB1_int_dout[1] & (!M1_int_dout[1] & !JB1_int_dout[4]);


--JB1_int_dout[2] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[2] at LC_X27_Y30_N3
--operation mode is arithmetic

JB1_int_dout[2]_lut_out = JB1_int_dout[2] $ (!JB1L6);
JB1_int_dout[2] = DFFEAS(JB1_int_dout[2]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );

--JB1L9 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[2]~58 at LC_X27_Y30_N3
--operation mode is arithmetic

JB1L9_cout_0 = JB1_int_dout[2] & (!JB1L6);
JB1L9 = CARRY(JB1L9_cout_0);

--JB1L01 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[2]~58COUT1_86 at LC_X27_Y30_N3
--operation mode is arithmetic

JB1L01_cout_1 = JB1_int_dout[2] & (!JB1L7);
JB1L01 = CARRY(JB1L01_cout_1);


--JB1_int_dout[0] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[0] at LC_X27_Y30_N1
--operation mode is arithmetic

JB1_int_dout[0]_lut_out = LB1L21 $ JB1_int_dout[0];
JB1_int_dout[0] = DFFEAS(JB1_int_dout[0]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );

--JB1L3 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[0]~62 at LC_X27_Y30_N1
--operation mode is arithmetic

JB1L3_cout_0 = LB1L21 & JB1_int_dout[0];
JB1L3 = CARRY(JB1L3_cout_0);

--JB1L4 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[0]~62COUT1_83 at LC_X27_Y30_N1
--operation mode is arithmetic

JB1L4_cout_1 = LB1L21 & JB1_int_dout[0];
JB1L4 = CARRY(JB1L4_cout_1);


--JB1_int_dout[6] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[6] at LC_X27_Y30_N7
--operation mode is normal

JB1_int_dout[6]_carry_eqn = (!JB1L21 & JB1L91) # (JB1L21 & JB1L02);
JB1_int_dout[6]_lut_out = JB1_int_dout[6] $ (!JB1_int_dout[6]_carry_eqn);
JB1_int_dout[6] = DFFEAS(JB1_int_dout[6]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );


--JB1L32 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|reduce_nor~65 at LC_X27_Y30_N8
--operation mode is normal

JB1L32 = !JB1_int_dout[6] & (JB1_int_dout[2] & JB1_int_dout[0] & M1_int_dout[1] # !JB1_int_dout[2] & !JB1_int_dout[0] & !M1_int_dout[1]);


--JB1_int_dout[3] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[3] at LC_X27_Y30_N4
--operation mode is arithmetic

JB1_int_dout[3]_lut_out = JB1_int_dout[3] $ (JB1L9);
JB1_int_dout[3] = DFFEAS(JB1_int_dout[3]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );

--JB1L21 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[3]~70 at LC_X27_Y30_N4
--operation mode is arithmetic

JB1L21 = JB1L31;


--JB1_int_dout[5] is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[5] at LC_X27_Y30_N6
--operation mode is arithmetic

JB1_int_dout[5]_carry_eqn = (!JB1L21 & JB1L61) # (JB1L21 & JB1L71);
JB1_int_dout[5]_lut_out = JB1_int_dout[5] $ JB1_int_dout[5]_carry_eqn;
JB1_int_dout[5] = DFFEAS(JB1_int_dout[5]_lut_out, !GLOBAL(nTxC), GLOBAL(reset), , , , , LB1L8, );

--JB1L91 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[5]~74 at LC_X27_Y30_N6
--operation mode is arithmetic

JB1L91_cout_0 = !JB1L61 # !JB1_int_dout[5];
JB1L91 = CARRY(JB1L91_cout_0);

--JB1L02 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|int_dout[5]~74COUT1_90 at LC_X27_Y30_N6
--operation mode is arithmetic

JB1L02_cout_1 = !JB1L71 # !JB1_int_dout[5];
JB1L02 = CARRY(JB1L02_cout_1);


--JB1L42 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|reduce_nor~66 at LC_X28_Y30_N6
--operation mode is normal

JB1L42 = M1_int_dout[1] & JB1_int_dout[3] & (M1_int_dout[0] $ !JB1_int_dout[5]) # !M1_int_dout[1] & (!JB1_int_dout[5] & !JB1_int_dout[3]);


--JB1L52 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_clk_div:i_tx_clk_div|tc~135 at LC_X28_Y30_N9
--operation mode is normal

JB1L52 = JB1L42 & JB1L22 & JB1L32 # !M1_int_dout[1];


--LB1L9 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|div_cnt_en~173 at LC_X29_Y31_N8
--operation mode is normal

LB1L9 = K1_tx_resetn & (M1_int_dout[1] # M1_int_dout[0]);


--A1L42 is int_txempty~649 at LC_X30_Y31_N4
--operation mode is normal

A1L42 = JB1L52 & !M1_int_dout[7] & LB1_state.stop1 & LB1L9;


--LB1L36 is tx:i_tx|tx_cntrl:i_tx_cntrl|tx_state_mach:i_tx_state_mach|statetran~298 at LC_X28_Y30_N3