link_phy_pl3.inc

VERILOG五POSPHY LEVEL3电路描述

-- Generated by POS-PHY Level 2 and 3 Compiler 1.3.1 [Altera, IP Toolbench v1.2.5 build28]
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- ************************************************************
-- Copyright (C) 1991-2005 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any other
-- associated documentation or information provided by Altera or a partner
-- under Altera's Megafunction Partnership Program may be used only to
-- program PLD devices (but not masked PLD devices) from Altera.  Any other
-- use of such megafunction design, net list, support information, device
-- programming or simulation file, or any other related documentation or
-- information is prohibited for any other purpose, including, but not
-- limited to modification, reverse engineering, de-compiling, or use with
-- any other silicon devices, unless such use is explicitly licensed under
-- a separate agreement with Altera or a megafunction partner.  Title to
-- the intellectual property, including patents, copyrights, trademarks,
-- trade secrets, or maskworks, embodied in any such megafunction design,
-- net list, support information, device programming or simulation file, or
-- any other related documentation or information provided by Altera or a
-- megafunction partner, remains with Altera, the megafunction partner, or
-- their respective licensors.  No other licenses, including any licenses
-- needed under any third party's intellectual property, are provided herein.

FUNCTION link_phy_pl3
(
	a_tfclk,
	a_treset_n,
	a_dtpa[1..0],
	b_clk,
	b_reset_n,
	b1_ena,
	b1_dat[31..0],
	b1_sop,
	b1_eop,
	b1_err,
	b1_mty[1..0],
	b2_ena,
	b2_dat[31..0],
	b2_sop,
	b2_eop,
	b2_err,
	b2_mty[1..0]
)
RETURNS (
	a_tenb,
	a_tsx,
	a_tdat[31..0],
	a_tsop,
	a_teop,
	a_terr,
	a_tmod[1..0],
	b1_dav,
	b2_dav
);