display.fit.eqn

用 vhdl 语言编写的1602的小程序

-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L83Q is LCD_RS~reg0 at LC_X14_Y7_N3
--operation mode is normal

A1L83Q_lut_out = A1L136 & (A1L135 # !A1L116 & A1L83Q) # !A1L136 & !A1L116 & (A1L83Q);
A1L83Q = DFFEAS(A1L83Q_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--A1L81Q is LCD_E~reg0 at LC_X13_Y7_N3
--operation mode is normal

A1L81Q_lut_out = state.display_set & (A1L81Q) # !state.display_set & (state.hold & (A1L81Q) # !state.hold & state.toggle_e);
A1L81Q = DFFEAS(A1L81Q_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.display_set is state.display_set at LC_X14_Y7_N9
--operation mode is normal

state.display_set_lut_out = next_command.display_set & (state.hold);
state.display_set = DFFEAS(state.display_set_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.hold is state.hold at LC_X14_Y7_N0
--operation mode is normal

state.hold_lut_out = state.toggle_e & (!state.hold);
state.hold = DFFEAS(state.hold_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--A1L116 is reduce_or~91 at LC_X14_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

state.toggle_e_qfbk = state.toggle_e;
A1L116 = !state.display_set & !state.hold & !state.toggle_e_qfbk;

--state.toggle_e is state.toggle_e at LC_X14_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

state.toggle_e = DFFEAS(A1L116, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , A1L118, , , VCC);


--state.display_on is state.display_on at LC_X13_Y7_N1
--operation mode is normal

state.display_on_lut_out = state.hold & next_command.display_on;
state.display_on = DFFEAS(state.display_on_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.display_off is state.display_off at LC_X13_Y7_N4
--operation mode is normal

state.display_off_lut_out = state.hold & next_command.display_off;
state.display_off = DFFEAS(state.display_off_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.mode_set is state.mode_set at LC_X12_Y6_N5
--operation mode is normal

state.mode_set_lut_out = state.hold & next_command.mode_set;
state.mode_set = DFFEAS(state.mode_set_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.return_home is state.return_home at LC_X13_Y7_N6
--operation mode is normal

state.return_home_lut_out = state.hold & next_command.return_home;
state.return_home = DFFEAS(state.return_home_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--A1L134 is state.display_clear~86 at LC_X14_Y7_N6
--operation mode is normal

A1L134 = !state.display_on & !state.display_off & !state.mode_set & !state.return_home;


--state.display_clear is state.display_clear at LC_X13_Y7_N8
--operation mode is normal

state.display_clear_lut_out = state.hold & next_command.display_clear;
state.display_clear = DFFEAS(state.display_clear_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.goto_nextline is state.goto_nextline at LC_X15_Y7_N1
--operation mode is normal

state.goto_nextline_lut_out = state.hold & (next_command.goto_nextline);
state.goto_nextline = DFFEAS(state.goto_nextline_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--A1L135 is state.display_clear~87 at LC_X14_Y7_N8
--operation mode is normal

A1L135 = A1L134 & A1L116 & !state.display_clear & !state.goto_nextline;


--state.reset1 is state.reset1 at LC_X14_Y6_N6
--operation mode is normal

state.reset1_lut_out = VCC;
state.reset1 = DFFEAS(state.reset1_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.func_set is state.func_set at LC_X14_Y6_N8
--operation mode is normal

state.func_set_lut_out = state.hold & (next_command.func_set);
state.func_set = DFFEAS(state.func_set_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.reset2 is state.reset2 at LC_X14_Y6_N4
--operation mode is normal

state.reset2_lut_out = state.hold & (!next_command.reset2);
state.reset2 = DFFEAS(state.reset2_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--state.reset3 is state.reset3 at LC_X14_Y6_N9
--operation mode is normal

state.reset3_lut_out = state.hold & (next_command.reset3);
state.reset3 = DFFEAS(state.reset3_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--A1L136 is state.display_clear~88 at LC_X14_Y6_N0
--operation mode is normal

A1L136 = state.reset1 & !state.reset2 & !state.reset3 & !state.func_set;


--CLK_400HZ is CLK_400HZ at LC_X3_Y4_N8
--operation mode is normal

CLK_400HZ_lut_out = !RES & (CLK_400HZ $ !A1L89);
CLK_400HZ = DFFEAS(CLK_400HZ_lut_out, GLOBAL(CLK), VCC, , , , , , );


--next_command.display_set is next_command.display_set at LC_X13_Y7_N2
--operation mode is normal

next_command.display_set_lut_out = state.mode_set # state.return_home # !A1L118 & next_command.display_set;
next_command.display_set = DFFEAS(next_command.display_set_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--A1L118 is Select~2540 at LC_X14_Y7_N7
--operation mode is normal

A1L118 = !state.toggle_e & (!state.hold);


--next_command.display_on is next_command.display_on at LC_X13_Y7_N5
--operation mode is normal

next_command.display_on_lut_out = state.display_clear # next_command.display_on & (state.toggle_e # state.hold);
next_command.display_on = DFFEAS(next_command.display_on_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.display_off is next_command.display_off at LC_X13_Y6_N5
--operation mode is normal

next_command.display_off_lut_out = state.func_set # next_command.display_off & (state.toggle_e # state.hold);
next_command.display_off = DFFEAS(next_command.display_off_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.mode_set is next_command.mode_set at LC_X13_Y7_N9
--operation mode is normal

next_command.mode_set_lut_out = state.display_on # next_command.mode_set & (state.hold # state.toggle_e);
next_command.mode_set = DFFEAS(next_command.mode_set_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.return_home is next_command.return_home at LC_X13_Y7_N0
--operation mode is normal

next_command.return_home_lut_out = state.write_char7 # next_command.return_home & (state.hold # state.toggle_e);
next_command.return_home = DFFEAS(next_command.return_home_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.display_clear is next_command.display_clear at LC_X13_Y7_N7
--operation mode is normal

next_command.display_clear_lut_out = state.display_off # next_command.display_clear & (state.hold # state.toggle_e);
next_command.display_clear = DFFEAS(next_command.display_clear_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.goto_nextline is next_command.goto_nextline at LC_X12_Y6_N6
--operation mode is normal

next_command.goto_nextline_lut_out = state.write1_char3 # A1L119 # state.write2_char3 # !A1L120;
next_command.goto_nextline = DFFEAS(next_command.goto_nextline_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.func_set is next_command.func_set at LC_X13_Y6_N2
--operation mode is normal

next_command.func_set_lut_out = state.reset3 # next_command.func_set & (state.toggle_e # state.hold);
next_command.func_set = DFFEAS(next_command.func_set_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.reset2 is next_command.reset2 at LC_X14_Y6_N3
--operation mode is normal

next_command.reset2_lut_out = state.reset1 & (next_command.reset2 # !state.toggle_e & !state.hold);
next_command.reset2 = DFFEAS(next_command.reset2_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--next_command.reset3 is next_command.reset3 at LC_X13_Y6_N9
--operation mode is normal

next_command.reset3_lut_out = state.reset2 # next_command.reset3 & (state.toggle_e # state.hold);
next_command.reset3 = DFFEAS(next_command.reset3_lut_out, GLOBAL(CLK_400HZ), !GLOBAL(RES), , , , , , );


--CLK_COUNT_400HZ[16] is CLK_COUNT_400HZ[16] at LC_X2_Y4_N6
--operation mode is arithmetic

CLK_COUNT_400HZ[16]_carry_eqn = (!A1L45 & A1L47) # (A1L45 & A1L48);
CLK_COUNT_400HZ[16]_lut_out = CLK_COUNT_400HZ[16] $ (!CLK_COUNT_400HZ[16]_carry_eqn);
CLK_COUNT_400HZ[16] = DFFEAS(CLK_COUNT_400HZ[16]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );

--A1L50 is CLK_COUNT_400HZ[16]~337 at LC_X2_Y4_N6
--operation mode is arithmetic

A1L50_cout_0 = CLK_COUNT_400HZ[16] & (!A1L47);
A1L50 = CARRY(A1L50_cout_0);

--A1L51 is CLK_COUNT_400HZ[16]~337COUT1_431 at LC_X2_Y4_N6
--operation mode is arithmetic

A1L51_cout_1 = CLK_COUNT_400HZ[16] & (!A1L48);
A1L51 = CARRY(A1L51_cout_1);


--CLK_COUNT_400HZ[17] is CLK_COUNT_400HZ[17] at LC_X2_Y4_N7
--operation mode is arithmetic

CLK_COUNT_400HZ[17]_carry_eqn = (!A1L45 & A1L50) # (A1L45 & A1L51);
CLK_COUNT_400HZ[17]_lut_out = CLK_COUNT_400HZ[17] $ (CLK_COUNT_400HZ[17]_carry_eqn);
CLK_COUNT_400HZ[17] = DFFEAS(CLK_COUNT_400HZ[17]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );

--A1L53 is CLK_COUNT_400HZ[17]~341 at LC_X2_Y4_N7
--operation mode is arithmetic

A1L53_cout_0 = !A1L50 # !CLK_COUNT_400HZ[17];
A1L53 = CARRY(A1L53_cout_0);

--A1L54 is CLK_COUNT_400HZ[17]~341COUT1_432 at LC_X2_Y4_N7
--operation mode is arithmetic

A1L54_cout_1 = !A1L51 # !CLK_COUNT_400HZ[17];
A1L54 = CARRY(A1L54_cout_1);


--CLK_COUNT_400HZ[18] is CLK_COUNT_400HZ[18] at LC_X2_Y4_N8
--operation mode is arithmetic

CLK_COUNT_400HZ[18]_carry_eqn = (!A1L45 & A1L53) # (A1L45 & A1L54);
CLK_COUNT_400HZ[18]_lut_out = CLK_COUNT_400HZ[18] $ !CLK_COUNT_400HZ[18]_carry_eqn;
CLK_COUNT_400HZ[18] = DFFEAS(CLK_COUNT_400HZ[18]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );

--A1L56 is CLK_COUNT_400HZ[18]~345 at LC_X2_Y4_N8
--operation mode is arithmetic

A1L56_cout_0 = CLK_COUNT_400HZ[18] & !A1L53;
A1L56 = CARRY(A1L56_cout_0);

--A1L57 is CLK_COUNT_400HZ[18]~345COUT1_433 at LC_X2_Y4_N8
--operation mode is arithmetic

A1L57_cout_1 = CLK_COUNT_400HZ[18] & !A1L54;
A1L57 = CARRY(A1L57_cout_1);


--CLK_COUNT_400HZ[19] is CLK_COUNT_400HZ[19] at LC_X2_Y4_N9
--operation mode is normal

CLK_COUNT_400HZ[19]_carry_eqn = (!A1L45 & A1L56) # (A1L45 & A1L57);
CLK_COUNT_400HZ[19]_lut_out = CLK_COUNT_400HZ[19] $ (CLK_COUNT_400HZ[19]_carry_eqn);
CLK_COUNT_400HZ[19] = DFFEAS(CLK_COUNT_400HZ[19]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );


--A1L85 is LessThan~411 at LC_X3_Y4_N4
--operation mode is normal

A1L85 = !CLK_COUNT_400HZ[16] & !CLK_COUNT_400HZ[17] & !CLK_COUNT_400HZ[18] & !CLK_COUNT_400HZ[19];


--CLK_COUNT_400HZ[5] is CLK_COUNT_400HZ[5] at LC_X2_Y5_N5
--operation mode is arithmetic

CLK_COUNT_400HZ[5]_carry_eqn = A1L17;
CLK_COUNT_400HZ[5]_lut_out = CLK_COUNT_400HZ[5] $ CLK_COUNT_400HZ[5]_carry_eqn;
CLK_COUNT_400HZ[5] = DFFEAS(CLK_COUNT_400HZ[5]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );

--A1L19 is CLK_COUNT_400HZ[5]~353 at LC_X2_Y5_N5
--operation mode is arithmetic

A1L19_cout_0 = !A1L17 # !CLK_COUNT_400HZ[5];
A1L19 = CARRY(A1L19_cout_0);

--A1L20 is CLK_COUNT_400HZ[5]~353COUT1_422 at LC_X2_Y5_N5
--operation mode is arithmetic

A1L20_cout_1 = !A1L17 # !CLK_COUNT_400HZ[5];
A1L20 = CARRY(A1L20_cout_1);


--CLK_COUNT_400HZ[6] is CLK_COUNT_400HZ[6] at LC_X2_Y5_N6
--operation mode is arithmetic

CLK_COUNT_400HZ[6]_carry_eqn = (!A1L17 & A1L19) # (A1L17 & A1L20);
CLK_COUNT_400HZ[6]_lut_out = CLK_COUNT_400HZ[6] $ (!CLK_COUNT_400HZ[6]_carry_eqn);
CLK_COUNT_400HZ[6] = DFFEAS(CLK_COUNT_400HZ[6]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );

--A1L22 is CLK_COUNT_400HZ[6]~357 at LC_X2_Y5_N6
--operation mode is arithmetic

A1L22_cout_0 = CLK_COUNT_400HZ[6] & (!A1L19);
A1L22 = CARRY(A1L22_cout_0);

--A1L23 is CLK_COUNT_400HZ[6]~357COUT1_423 at LC_X2_Y5_N6
--operation mode is arithmetic

A1L23_cout_1 = CLK_COUNT_400HZ[6] & (!A1L20);
A1L23 = CARRY(A1L23_cout_1);


--CLK_COUNT_400HZ[7] is CLK_COUNT_400HZ[7] at LC_X2_Y5_N7
--operation mode is arithmetic

CLK_COUNT_400HZ[7]_carry_eqn = (!A1L17 & A1L22) # (A1L17 & A1L23);
CLK_COUNT_400HZ[7]_lut_out = CLK_COUNT_400HZ[7] $ (CLK_COUNT_400HZ[7]_carry_eqn);
CLK_COUNT_400HZ[7] = DFFEAS(CLK_COUNT_400HZ[7]_lut_out, GLOBAL(CLK), VCC, , , , , A1L59, );

--A1L25 is CLK_COUNT_400HZ[7]~361 at LC_X2_Y5_N7
--operation mode is arithmetic

A1L25_cout_0 = !A1L22 # !CLK_COUNT_400HZ[7];
A1L25 = CARRY(A1L25_cout_0);

--A1L26 is CLK_COUNT_400HZ[7]~361COUT1_424 at LC_X2_Y5_N7
--operation mode is arithmetic

A1L26_cout_1 = !A1L23 # !CLK_COUNT_400HZ[7];
A1L26 = CARRY(A1L26_cout_1);


--CLK_COUNT_400HZ[8] is CLK_COUNT_400HZ[8] at LC_X2_Y5_N8
--operation mode is arithmetic