📄 verilog.v
字号:
`timescale 1ns/1nsmodule root ();// generated by HDL Direct 14.20-p006 14-Mar-2002// on Wed May 01 09:04:32 2002// from project1_lib/ROOT/sch_1 // global signal glbl.agnd; // global signal glbl.gnd; // global signal glbl.gnd_earth; // global signal glbl.\v+12 ; // global signal glbl.v12n; // global signal glbl.vcc; wire aen; wire bnc2; wire bnc3; wire brd; wire breset; wire bwr; wire data; wire dclk; wire ddir; wire den; wire dhen; wire fpga; wire gain; wire hs; wire mclk; wire mrd; wire mwr; wire ncs; wire oe; wire outa; wire outb; wire q0; wire q1; wire q2; wire q3; wire q4; wire q5; wire q6; wire q7; wire rcs0; wire rcs1; wire rcs2; wire rcs3; wire rdy; wire reset; wire rwe; wire sel; wire vclka; wire vclkc; wire \wait ; wire wstat; wire [23:0] a; wire [7:0] ba; wire [15:0] bd; wire [15:0] d; wire [15:0] ra; wire [7:0] rd; wire [7:0] vd; wire unnamed_2_epf8282a_i1_vclkc; wire agnd; wire page1_agnd; wire gnd; wire page2_gnd; wire page1_gnd; wire gnd_earth; wire page2_gnd_earth; wire \v+12 ; wire \page1_v+12 ; wire v12n; wire page1_v12n; wire vcc; wire page2_vcc; wire page1_vcc; assign agnd = glbl.agnd; assign page1_agnd = agnd; assign gnd = glbl.gnd; assign page2_gnd = gnd; assign page1_gnd = gnd; assign gnd_earth = glbl.gnd_earth; assign page2_gnd_earth = gnd_earth; assign \v+12 = glbl.\v+12 ; assign \page1_v+12 = \v+12 ; assign v12n = glbl.v12n; assign page1_v12n = v12n; assign vcc = glbl.vcc; assign page2_vcc = vcc; assign page1_vcc = vcc; assign v12n = glbl.v12n; assign \v+12 = glbl.\v+12 ; assign vcc = glbl.vcc; assign gnd = glbl.gnd; assign agnd = glbl.agnd; assign gnd = glbl.gnd; assign vcc = glbl.vcc; assign gnd = glbl.gnd; assign gnd = glbl.gnd; assign gnd = glbl.gnd; assign gnd = glbl.gnd; assign gnd_earth = glbl.gnd_earth; assign gnd_earth = glbl.gnd_earth; assign vcc = glbl.vcc;// begin instances conn64 page1_i1 (.a({glbl.\v+12 , glbl.\v+12 , glbl.vcc, a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], reset, mclk, \wait , rdy, open_p1$1, open_p1$2, aen, mrd, mwr, a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], glbl.agnd, glbl.agnd, glbl.agnd, glbl.gnd, glbl.v12n, glbl.v12n, glbl.vcc, glbl.vcc, d[0], d[1], d[2], d[3], d[4], d[5], d[6], d[7], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], open_p1$3, d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], glbl.gnd, glbl.gnd, glbl.gnd})); fct16245 page1_i2 (.a({a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16]}), .b({bd[8], bd[9], bd[10], bd[11], bd[12], bd[13], bd[14], bd[15]}), .dir(den), .\g* (ddir)); defparam page1_i2.size = 8; fct16245 page1_i3 (.a({a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8]}), .b({bd[15], bd[14], bd[13], bd[12], bd[11], bd[10], bd[9], bd[8]}), .dir(dhen), .\g* (ddir)); defparam page1_i3.size = 8; fct16245 page1_i4 (.a({a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]}), .b({bd[0], bd[1], bd[2], bd[3], bd[4], bd[5], bd[6], bd[7]}), .dir(den), .\g* (ddir)); defparam page1_i4.size = 8; fct16245 page1_i5 (.a({d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8]}), .b({ba[7], ba[6], ba[5], ba[4], ba[3], ba[2], ba[1], ba[0]}), .dir(glbl.gnd), .\g* (glbl.gnd)); defparam page1_i5.size = 8; fct16245 page1_i6 (.a({d[0], d[1], d[2], d[3], d[4], d[5], d[6], d[7]}), .b({ba[7], ba[6], ba[5], ba[4], ba[3], ba[2], ba[1], ba[0]}), .dir(glbl.gnd), .\g* (glbl.gnd)); defparam page1_i6.size = 8; fct16245 page1_i7 (.a({d[0], d[1], d[2], d[3], d[4], d[5], d[6], d[7]}), .b({ba[7], ba[6], ba[5], ba[4], ba[3], ba[2], ba[1], ba[0]}), .dir(glbl.gnd), .\g* (glbl.gnd)); defparam page1_i7.size = 8; \20l10 page1_i8 (.i1(a[23]), .i2(a[22]), .i3(a[21]), .i4(a[20]), .i5(a[19]), .i6(a[18]), .i7(/* unconnected */), .i8(aen), .i9(mrd), .i10(mwr), .i11(glbl.gnd), .i12(glbl.gnd), .o1(rdy), .o2(dhen), .o3(den), .o4(ddir), .o5(hs), .o6(fpga), .o7(bwr), .o8(brd), .o9(breset), .o10(sel)); cap_np page1_i9 (.a(glbl.vcc), .b(glbl.gnd)); cap_np page1_i15 (.a(glbl.vcc), .b(glbl.gnd)); cap_np page1_i16 (.a(glbl.vcc), .b(glbl.gnd)); cap_np page1_i17 (.a(glbl.vcc), .b(glbl.gnd)); epf8282a page2_i1 (.add({ra[0], ra[1], ra[2], ra[3], ra[4], ra[5], ra[6], ra[7], ra[8], ra[9], ra[10], ra[11], ra[12]}), .add0(ra[14]), .add14(rwe), .add15(wstat), .add16(/* unconnected */), .add17(rcs3), .add18(ra[15]), .bd({bd[7], bd[6], bd[5], bd[4], bd[3], bd[2], bd[1], bd[0]}), .clkusr(rcs2), .conf_done(ncs), .data0(data), .data1(sel), .data2(ba[3]), .data3(ba[2]), .data4(ba[1]), .data5(ba[0]), .dclk(dclk), .gain(gain), .\i/o (/* unconnected */), .\input (mclk), .inputa(brd), .inputb(bwr), .inputc(breset), .msel0(glbl.gnd), .msel1(glbl.gnd), .nconfig(\wait ), .ncs(hs), .nrs(rcs0), .nsp(glbl.gnd), .nstatus(oe), .ntrst(/* unconnected */), .nws(fpga), .rd({rd[7], rd[6], rd[5], rd[4], rd[3], rd[2], rd[1], rd[0]}), .rdclk(rcs1), .rdynbusy(ra[13]), .reset(reset), .tck(/* unconnected */), .tdi(/* unconnected */), .tdo(/* unconnected */), .vclka(vclka), .vclkb(/* unconnected */), .vclkc(unnamed_2_epf8282a_i1_vclkc), .vd({vd[7], vd[6], vd[5], vd[4], vd[3], vd[2], vd[1], vd[0]})); act574 page2_i2 (.clk(wstat), .d0(vd[0]), .d1(vd[1]), .d2(vd[2]), .d3(vd[3]), .d4(vd[4]), .d5(vd[5]), .d6(vd[6]), .d7(vd[7]), .oe(glbl.gnd), .q0(/* unconnected */), .q1(q6), .q2(/* unconnected */), .q3(q4), .q4(/* unconnected */), .q5(q2), .q6(/* unconnected */), .q7(q0)); cap page2_i3 (.a(bnc2), .b(glbl.gnd_earth)); cap page2_i4 (.a(bnc3), .b(glbl.gnd_earth)); inductor page2_i5 (.a(outa), .b(bnc2)); inductor page2_i6 (.a(outb), .b(bnc3)); bnc_conn page2_i7 (.agnd1(glbl.gnd_earth), .agnd2(glbl.gnd_earth), .agnd3(glbl.gnd_earth), .agnd4(glbl.gnd_earth), .center(bnc2)); bnc_conn page2_i8 (.agnd1(glbl.gnd_earth), .agnd2(glbl.gnd_earth), .agnd3(glbl.gnd_earth), .agnd4(glbl.gnd_earth), .center(bnc3)); photo_diode page2_i9 (.anode(glbl.vcc), .cathode(q7)); photo_diode page2_i10 (.anode(glbl.vcc), .cathode(q5)); photo_diode page2_i11 (.anode(glbl.vcc), .cathode(q3)); photo_diode page2_i12 (.anode(glbl.vcc), .cathode(q1)); res page2_i13 (.a(unnamed_2_epf8282a_i1_vclkc), .b(vclkc)); res page2_i14 (.a(q6), .b(q7)); res page2_i15 (.a(q4), .b(q5)); res page2_i16 (.a(q2), .b(q3)); res page2_i17 (.a(q0), .b(q1)); epc1064 page2_i18 (.\cs* (ncs), .data(data), .dclk(dclk), .oe(oe)); high_speed_ram page2_i19 (.ra(ra[15:0]), .rcs0(rcs0), .rcs1(rcs1), .rcs2(rcs2), .rcs3(rcs3), .rd(rd[7:0]), .rwe(rwe)); data page2_i20 (.gain(gain), .outa(outa), .outb(outb), .vclka(vclka), .vclkc(vclkc), .vd(vd[7:0]));endmodule // root(sch_1)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -