⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 pstxref.dat,2

📁 cadence公司pcb内部培训的资料,并且附带其中的例子程序!比市面上任何一本cadence的书好!
💻 DAT,2
📖 第 1 页 / 共 5 页
字号:
  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS1    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS1  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD7    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(7)  10    RD6    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(6)  23    RD5    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(5)  26    RD4    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(4)TC55B4257_SOIC-BASE  I7  U15   5    RA0     A0 @PROJECT1_LIB.ROOT(SCH_1):RA(0)   4    RA1     A1 @PROJECT1_LIB.ROOT(SCH_1):RA(1)   3    RA2     A2 @PROJECT1_LIB.ROOT(SCH_1):RA(2)   2    RA3     A3 @PROJECT1_LIB.ROOT(SCH_1):RA(3)  32    RA4     A4 @PROJECT1_LIB.ROOT(SCH_1):RA(4)  31    RA5     A5 @PROJECT1_LIB.ROOT(SCH_1):RA(5)  30    RA6     A6 @PROJECT1_LIB.ROOT(SCH_1):RA(6)  29    RA7     A7 @PROJECT1_LIB.ROOT(SCH_1):RA(7)  28    RA8     A8 @PROJECT1_LIB.ROOT(SCH_1):RA(8)  22    RA9     A9 @PROJECT1_LIB.ROOT(SCH_1):RA(9)  21   RA10    A10 @PROJECT1_LIB.ROOT(SCH_1):RA(10)  20   RA11    A11 @PROJECT1_LIB.ROOT(SCH_1):RA(11)  19   RA12    A12 @PROJECT1_LIB.ROOT(SCH_1):RA(12)  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS1    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS1  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD3    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(3)  10    RD2    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(2)  23    RD1    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(1)  26    RD0    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(0)TC55B4257_SOIC-BASE  I8  U14   5    RA0     A0 @PROJECT1_LIB.ROOT(SCH_1):RA(0)   4    RA1     A1 @PROJECT1_LIB.ROOT(SCH_1):RA(1)   3    RA2     A2 @PROJECT1_LIB.ROOT(SCH_1):RA(2)   2    RA3     A3 @PROJECT1_LIB.ROOT(SCH_1):RA(3)  32    RA4     A4 @PROJECT1_LIB.ROOT(SCH_1):RA(4)  31    RA5     A5 @PROJECT1_LIB.ROOT(SCH_1):RA(5)  30    RA6     A6 @PROJECT1_LIB.ROOT(SCH_1):RA(6)  29    RA7     A7 @PROJECT1_LIB.ROOT(SCH_1):RA(7)  28    RA8     A8 @PROJECT1_LIB.ROOT(SCH_1):RA(8)  22    RA9     A9 @PROJECT1_LIB.ROOT(SCH_1):RA(9)  21   RA10    A10 @PROJECT1_LIB.ROOT(SCH_1):RA(10)  20   RA11    A11 @PROJECT1_LIB.ROOT(SCH_1):RA(11)  19   RA12    A12 @PROJECT1_LIB.ROOT(SCH_1):RA(12)  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS0    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS0  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD3    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(3)  10    RD2    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(2)  23    RD1    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(1)  26    RD0    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(0)CAP_NP_SMDCAP-.1UF,+20%/-80%  I169  C15   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDCAP_NP_SMDCAP-.1UF,+20%/-80%  I174  C18   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDCAP_NP_SMDCAP-.1UF,+20%/-80%  I175  C17   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDCAP_NP_SMDCAP-.1UF,+20%/-80%  I176  C16   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDDRAWING: @PROJECT1_LIB.HIGH_SPEED_RAM(SCH_1):PAGE2 TC55B4257_SOIC-BASE  I1  U12   5    RA0     A0 @PROJECT1_LIB.ROOT(SCH_1):RA(0)   4    RA1     A1 @PROJECT1_LIB.ROOT(SCH_1):RA(1)   3    RA2     A2 @PROJECT1_LIB.ROOT(SCH_1):RA(2)   2    RA3     A3 @PROJECT1_LIB.ROOT(SCH_1):RA(3)  32    RA4     A4 @PROJECT1_LIB.ROOT(SCH_1):RA(4)  31    RA5     A5 @PROJECT1_LIB.ROOT(SCH_1):RA(5)  30    RA6     A6 @PROJECT1_LIB.ROOT(SCH_1):RA(6)  29    RA7     A7 @PROJECT1_LIB.ROOT(SCH_1):RA(7)  28    RA8     A8 @PROJECT1_LIB.ROOT(SCH_1):RA(8)  22    RA9     A9 @PROJECT1_LIB.ROOT(SCH_1):RA(9)  21   RA10    A10 @PROJECT1_LIB.ROOT(SCH_1):RA(10)  20   RA11    A11 @PROJECT1_LIB.ROOT(SCH_1):RA(11)  19   RA12    A12 @PROJECT1_LIB.ROOT(SCH_1):RA(12)  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS2    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS2  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD7    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(7)  10    RD6    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(6)  23    RD5    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(5)  26    RD4    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(4)TC55B4257_SOIC-BASE  I2  U16   5    RA0     A0 @PROJECT1_LIB.ROOT(SCH_1):RA(0)   4    RA1     A1 @PROJECT1_LIB.ROOT(SCH_1):RA(1)   3    RA2     A2 @PROJECT1_LIB.ROOT(SCH_1):RA(2)   2    RA3     A3 @PROJECT1_LIB.ROOT(SCH_1):RA(3)  32    RA4     A4 @PROJECT1_LIB.ROOT(SCH_1):RA(4)  31    RA5     A5 @PROJECT1_LIB.ROOT(SCH_1):RA(5)  30    RA6     A6 @PROJECT1_LIB.ROOT(SCH_1):RA(6)  29    RA7     A7 @PROJECT1_LIB.ROOT(SCH_1):RA(7)  28    RA8     A8 @PROJECT1_LIB.ROOT(SCH_1):RA(8)  22    RA9     A9 @PROJECT1_LIB.ROOT(SCH_1):RA(9)  21   RA10    A10 @PROJECT1_LIB.ROOT(SCH_1):RA(10)  20   RA11    A11 @PROJECT1_LIB.ROOT(SCH_1):RA(11)  19   RA12    A12 @PROJECT1_LIB.ROOT(SCH_1):RA(12)  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS2    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS2  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD3    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(3)  10    RD2    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(2)  23    RD1    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(1)  26    RD0    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(0)TC55B4257_SOIC-BASE  I27  U13   5    RA0     A0 @PROJECT1_LIB.ROOT(SCH_1):RA(0)   4    RA1     A1 @PROJECT1_LIB.ROOT(SCH_1):RA(1)   3    RA2     A2 @PROJECT1_LIB.ROOT(SCH_1):RA(2)   2    RA3     A3 @PROJECT1_LIB.ROOT(SCH_1):RA(3)  32    RA4     A4 @PROJECT1_LIB.ROOT(SCH_1):RA(4)  31    RA5     A5 @PROJECT1_LIB.ROOT(SCH_1):RA(5)  30    RA6     A6 @PROJECT1_LIB.ROOT(SCH_1):RA(6)  29    RA7     A7 @PROJECT1_LIB.ROOT(SCH_1):RA(7)  28    RA8     A8 @PROJECT1_LIB.ROOT(SCH_1):RA(8)  22    RA9     A9 @PROJECT1_LIB.ROOT(SCH_1):RA(9)  21   RA10    A10 @PROJECT1_LIB.ROOT(SCH_1):RA(10)  20   RA11    A11 @PROJECT1_LIB.ROOT(SCH_1):RA(11)  19   RA12    A12 @PROJECT1_LIB.ROOT(SCH_1):RA(12)  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS3    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS3  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD7    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(7)  10    RD6    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(6)  23    RD5    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(5)  26    RD4    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(4)TC55B4257_SOIC-BASE  I53  U17   5    RA0     A0 @PROJECT1_LIB.ROOT(SCH_1):RA(0)   4    RA1     A1 @PROJECT1_LIB.ROOT(SCH_1):RA(1)   3    RA2     A2 @PROJECT1_LIB.ROOT(SCH_1):RA(2)   2    RA3     A3 @PROJECT1_LIB.ROOT(SCH_1):RA(3)  32    RA4     A4 @PROJECT1_LIB.ROOT(SCH_1):RA(4)  31    RA5     A5 @PROJECT1_LIB.ROOT(SCH_1):RA(5)  30    RA6     A6 @PROJECT1_LIB.ROOT(SCH_1):RA(6)  29    RA7     A7 @PROJECT1_LIB.ROOT(SCH_1):RA(7)  28    RA8     A8 @PROJECT1_LIB.ROOT(SCH_1):RA(8)  22    RA9     A9 @PROJECT1_LIB.ROOT(SCH_1):RA(9)  21   RA10    A10 @PROJECT1_LIB.ROOT(SCH_1):RA(10)  20   RA11    A11 @PROJECT1_LIB.ROOT(SCH_1):RA(11)  19   RA12    A12 @PROJECT1_LIB.ROOT(SCH_1):RA(12)  18   RA13    A13 @PROJECT1_LIB.ROOT(SCH_1):RA(13)  15   RA14    A14 @PROJECT1_LIB.ROOT(SCH_1):RA(14)  14   RA15    A15 @PROJECT1_LIB.ROOT(SCH_1):RA(15)  13     NC    A16     NC  12     NC    A17     NC  11    RWE    WE* @PROJECT1_LIB.ROOT(SCH_1):RWE   6   RCS3    CE* @PROJECT1_LIB.ROOT(SCH_1):RCS3  27    GND    EO* @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND   1     NC    IO1     NC  16     NC    IO2     NC  17     NC    IO3     NC   7    RD3    DQ1 @PROJECT1_LIB.ROOT(SCH_1):RD(3)  10    RD2    DQ2 @PROJECT1_LIB.ROOT(SCH_1):RD(2)  23    RD1    DQ3 @PROJECT1_LIB.ROOT(SCH_1):RD(1)  26    RD0    DQ4 @PROJECT1_LIB.ROOT(SCH_1):RD(0)CAP_NP_SMDCAP-.1UF,+20%/-80%  I89  C22   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDCAP_NP_SMDCAP-.1UF,+20%/-80%  I90  C21   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDCAP_NP_SMDCAP-.1UF,+20%/-80%  I91  C20   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDCAP_NP_SMDCAP-.1UF,+20%/-80%  I92  C19   1    VCC      A @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):VCC   2    GND      B @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GNDDRAWING: @PROJECT1_LIB.DATA(SCH_1):PAGE1 ACT574_SOIC-BASE  I1  U8   2    VD0     D0 @PROJECT1_LIB.ROOT(SCH_1):VD(0)   3    VD1     D1 @PROJECT1_LIB.ROOT(SCH_1):VD(1)   4    VD2     D2 @PROJECT1_LIB.ROOT(SCH_1):VD(2)   5    VD3     D3 @PROJECT1_LIB.ROOT(SCH_1):VD(3)   6    VD4     D4 @PROJECT1_LIB.ROOT(SCH_1):VD(4)   7    VD5     D5 @PROJECT1_LIB.ROOT(SCH_1):VD(5)   8    VD6     D6 @PROJECT1_LIB.ROOT(SCH_1):VD(6)   9    VD7     D7 @PROJECT1_LIB.ROOT(SCH_1):VD(7)  11  VCLKA    CLK @PROJECT1_LIB.ROOT(SCH_1):VCLKA   1    GND     OE @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND  19 UNNAMED_1_ACT574_I1_Q0     Q0 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q0  18 UNNAMED_1_ACT574_I1_Q1     Q1 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q1  17 UNNAMED_1_ACT574_I1_Q2     Q2 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q2  16 UNNAMED_1_ACT574_I1_Q3     Q3 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q3  15 UNNAMED_1_ACT574_I1_Q4     Q4 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q4  14 UNNAMED_1_ACT574_I1_Q5     Q5 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q5  13 UNNAMED_1_ACT574_I1_Q6     Q6 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q6  12 UNNAMED_1_ACT574_I1_Q7     Q7 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I1_Q7ACT574_SOIC-BASE  I2  U9   2    VD0     D0 @PROJECT1_LIB.ROOT(SCH_1):VD(0)   3    VD1     D1 @PROJECT1_LIB.ROOT(SCH_1):VD(1)   4    VD2     D2 @PROJECT1_LIB.ROOT(SCH_1):VD(2)   5    VD3     D3 @PROJECT1_LIB.ROOT(SCH_1):VD(3)   6    VD4     D4 @PROJECT1_LIB.ROOT(SCH_1):VD(4)   7    VD5     D5 @PROJECT1_LIB.ROOT(SCH_1):VD(5)   8    VD6     D6 @PROJECT1_LIB.ROOT(SCH_1):VD(6)   9    VD7     D7 @PROJECT1_LIB.ROOT(SCH_1):VD(7)  11  VCLKC    CLK @PROJECT1_LIB.ROOT(SCH_1):VCLKC   1    GND     OE @PROJECT1_LIB.GLBL(ROOT_CFG_PACKAGE):GND  19 UNNAMED_1_ACT574_I2_Q0     Q0 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q0  18 UNNAMED_1_ACT574_I2_Q1     Q1 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q1  17 UNNAMED_1_ACT574_I2_Q2     Q2 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q2  16 UNNAMED_1_ACT574_I2_Q3     Q3 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q3  15 UNNAMED_1_ACT574_I2_Q4     Q4 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q4  14 UNNAMED_1_ACT574_I2_Q5     Q5 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q5  13 UNNAMED_1_ACT574_I2_Q6     Q6 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q6  12 UNNAMED_1_ACT574_I2_Q7     Q7 @PROJECT1_LIB.ROOT(SCH_1):PAGE2_I20@PROJECT1_LIB.DATA(SCH_1):UNNAMED_1_ACT574_I2_Q7

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -