verilog.v

cadence公司pcb内部培训的资料,并且附带其中的例子程序!比市面上任何一本cadence的书好!

`timescale 1ns/1ns

module daamp (out, dq0, dq1, dq2, dq3, dq4, dq5, dq6, dq7, gain, vclk, vref );
// generated by  HDL Direct 14.20-p006 14-Mar-2002
// on Wed May 01 09:04:35 2002
// from project1_lib/DAAMP/sch_1

  output  out;
  input  dq0;
  input  dq1;
  input  dq2;
  input  dq3;
  input  dq4;
  input  dq5;
  input  dq6;
  input  dq7;
  input  gain;
  input  vclk;
  input  vref;
  // global signal glbl.agnd;
  // global signal glbl.gnd;
  // global signal glbl.\v+12 ;
  // global signal glbl.v12n;
  // global signal glbl.vcc;

  wire  unnamed_1_cap_i4_a;
  wire  unnamed_1_dg419_i6_d;
  wire  unnamed_1_dg419_i6_s1;
  wire  unnamed_1_dg419_i6_s2;
  wire  unnamed_1_dg419_i6_vl;
  wire  unnamed_1_tlc5602_i31_aout;

  wire  agnd;
  wire  page1_agnd;
  wire  page1_dq0;
  wire  page1_dq1;
  wire  page1_dq2;
  wire  page1_dq3;
  wire  page1_dq4;
  wire  page1_dq5;
  wire  page1_dq6;
  wire  page1_dq7;
  wire  page1_gain;
  wire  gnd;
  wire  page1_gnd;
  wire  page1_out;
  wire  \v+12 ;
  wire  \page1_v+12 ;
  wire  v12n;
  wire  page1_v12n;
  wire  vcc;
  wire  page1_vcc;
  wire  page1_vclk;
  wire  page1_vref;

  assign agnd = glbl.agnd;
  assign page1_agnd = agnd;
  assign page1_dq0 = dq0;
  assign page1_dq1 = dq1;
  assign page1_dq2 = dq2;
  assign page1_dq3 = dq3;
  assign page1_dq4 = dq4;
  assign page1_dq5 = dq5;
  assign page1_dq6 = dq6;
  assign page1_dq7 = dq7;
  assign page1_gain = gain;
  assign gnd = glbl.gnd;
  assign page1_gnd = gnd;
  assign page1_out = out;
  assign \v+12  = glbl.\v+12 ;
  assign \page1_v+12  = \v+12 ;
  assign v12n = glbl.v12n;
  assign page1_v12n = v12n;
  assign vcc = glbl.vcc;
  assign page1_vcc = vcc;
  assign page1_vclk = vclk;
  assign page1_vref = vref;

  assign gnd  = glbl.gnd;
  assign agnd  = glbl.agnd;
  assign gnd  = glbl.gnd;
  assign vcc  = glbl.vcc;
  assign \v+12   = glbl.\v+12 ;
  assign v12n  = glbl.v12n;
  assign v12n  = glbl.v12n;
  assign \v+12   = glbl.\v+12 ;

// begin instances 

  inductor page1_i2  (.a(glbl.vcc),
	.b(unnamed_1_dg419_i6_vl));

  inductor page1_i3  (.a(vref),
	.b(unnamed_1_cap_i4_a));

  cap page1_i4  (.a(unnamed_1_cap_i4_a),
	.b(glbl.agnd));

  cap_np page1_i5  (.a(glbl.\v+12 ),
	.b(glbl.agnd));

  dg419 page1_i6  (.d(unnamed_1_dg419_i6_d),
	.gnd(glbl.agnd),
	.in(gain),
	.s1(unnamed_1_dg419_i6_s1),
	.s2(unnamed_1_dg419_i6_s2),
	.\v+ (glbl.\v+12 ),
	.\v- (glbl.v12n),
	.vl(unnamed_1_dg419_i6_vl));

  tle2037 page1_i7  (.\in+ (unnamed_1_tlc5602_i31_aout),
	.\in- (unnamed_1_dg419_i6_d),
	.n1(/* unconnected */),
	.n2(/* unconnected */),
	.out(out),
	.\v+ (glbl.\v+12 ),
	.\v- (glbl.v12n));

  cap page1_i8  (.a(glbl.vcc),
	.b(glbl.gnd));

  res page1_i9  (.a(unnamed_1_dg419_i6_vl),
	.b(unnamed_1_dg419_i6_s1));

  res page1_i10  (.a(unnamed_1_dg419_i6_vl),
	.b(unnamed_1_dg419_i6_s2));

  tlc5602 page1_i31  (.agnd1(glbl.agnd),
	.aout(unnamed_1_tlc5602_i31_aout),
	.avcc1(unnamed_1_dg419_i6_vl),
	.avcc2(unnamed_1_dg419_i6_vl),
	.clk(vclk),
	.comp(glbl.agnd),
	.d0(dq7),
	.d1(dq6),
	.d2(dq5),
	.d3(dq4),
	.d4(dq3),
	.d5(dq2),
	.d6(dq1),
	.d7(dq0),
	.gnd1(glbl.gnd),
	.nc1(glbl.gnd),
	.nc2(glbl.agnd),
	.ref(unnamed_1_cap_i4_a),
	.vcc1(glbl.vcc),
	.vcc2(glbl.vcc));

endmodule // daamp(sch_1)