anal.info

一些简单的VHDL实例

file {
  .version = 1;
  entity {
    .name = "busis";
    .mra_file = "busis.mra";
    .arch = {"rtl"};
    .syn_files = {"BUSIS.syn", "BUSIS__RTL.syn"};
   }
}