📄 top.map.qmsg
字号:
{ "Info" "ISGN_SEARCH_FILE" "shift.vhd 2 1 " "Info: Using design file shift.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-rtl " "Info: Found design unit 1: shift-rtl" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/shift.vhd" "shift-rtl" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/shift.vhd" 10 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/shift.vhd" "shift" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/shift.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_SEARCH_FILE" "alu.vhd 2 1 " "Info: Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Info: Found design unit 1: alu-rtl" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/alu.vhd" "alu-rtl" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/alu.vhd" 10 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/alu.vhd" "alu" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/alu.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Info: Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/lpm_bustri0.vhd" "lpm_bustri0-SYN" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/lpm_bustri0.vhd" 55 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/lpm_bustri0.vhd" "lpm_bustri0" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/lpm_bustri0.vhd" 45 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/quartus41/libraries/megafunctions/lpm_bustri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus41/libraries/megafunctions/lpm_bustri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri " "Info: Found entity 1: lpm_bustri" { } { { "d:/altera/quartus41/libraries/megafunctions/lpm_bustri.tdf" "lpm_bustri" "" { Text "d:/altera/quartus41/libraries/megafunctions/lpm_bustri.tdf" 35 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_SEARCH_FILE" "regarray.vhd 2 1 " "Info: Using design file regarray.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regarray-rtl " "Info: Found design unit 1: regarray-rtl" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/regarray.vhd" "regarray-rtl" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/regarray.vhd" 12 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 regarray " "Info: Found entity 1: regarray" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/regarray.vhd" "regarray" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/regarray.vhd" 5 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_SEARCH_FILE" "ram_a.vhd 2 1 " "Info: Using design file ram_a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_a-SYN " "Info: Found design unit 1: ram_a-SYN" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/ram_a.vhd" "ram_a-SYN" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/ram_a.vhd" 57 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_a " "Info: Found entity 1: ram_a" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/ram_a.vhd" "ram_a" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/ram_a.vhd" 45 -1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/quartus41/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus41/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" { } { { "d:/altera/quartus41/libraries/megafunctions/altsyncram.tdf" "altsyncram" "" { Text "d:/altera/quartus41/libraries/megafunctions/altsyncram.tdf" 431 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n21 " "Info: Found entity 1: altsyncram_5n21" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/db/altsyncram_5n21.tdf" "altsyncram_5n21" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/db/altsyncram_5n21.tdf" 33 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gd2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7gd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gd2 " "Info: Found entity 1: altsyncram_7gd2" { } { { "D:/16BITCPU/CH6_Expt/DEMO_62/db/altsyncram_7gd2.tdf" "altsyncram_7gd2" "" { Text "D:/16BITCPU/CH6_Expt/DEMO_62/db/altsyncram_7gd2.tdf" 31 1 0 } } } 0} } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../../../altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mod_ram_rom_pack " "Info: Found design unit 1: sld_mod_ram_rom_pack" { } { { "d:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" "sld_mod_ram_rom_pack" "" { Text "d:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" 4 -1 0 } } } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_mod_ram_rom-rtl " "Info: Found design unit 2: sld_mod_ram_rom-rtl" { } { { "d:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" "sld_mod_ram_rom-rtl" "" { Text "d:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" 72 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mod_ram_rom " "Info: Found entity 1: sld_mod_ram_rom" { } { { "d:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" "sld_mod_ram_rom" "" { Text "d:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd" 16 -1 0 } } } 0} } { } 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -