📄 step9.vqm
字号:
defparam \SCHKT:inst1|process0~0_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|process0~0_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|process0~0_I .lut_mask = "33CC";
defparam \SCHKT:inst1|process0~0_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|Q[5]~I (
.clk(\CLK~combout ),
.dataa(\SCHKT:inst1|Q[4] ),
.datab(\SCHKT:inst1|Mux~3596 ),
.datac(\SCHKT:inst1|Q[3] ),
.datad(\SCHKT:inst1|process0~0 ),
.aclr(\RESET~combout ),
.regout(\SCHKT:inst1|Q[5] ));
defparam \SCHKT:inst1|Q[5]~I .operation_mode = "normal";
defparam \SCHKT:inst1|Q[5]~I .synch_mode = "off";
defparam \SCHKT:inst1|Q[5]~I .register_cascade_mode = "off";
defparam \SCHKT:inst1|Q[5]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|Q[5]~I .lut_mask = "0080";
defparam \SCHKT:inst1|Q[5]~I .output_mode = "reg_only";
cyclone_lcell \SCHKT:inst1|Mux~3592_I (
.dataa(\SCHKT:inst1|Mux~111 ),
.datab(\SCHKT:inst1|Q[0] ),
.datac(\SCHKT:inst1|Q[2] ),
.datad(\SCHKT:inst1|Mux~3591 ),
.combout(\SCHKT:inst1|Mux~3592 ));
defparam \SCHKT:inst1|Mux~3592_I .operation_mode = "normal";
defparam \SCHKT:inst1|Mux~3592_I .synch_mode = "off";
defparam \SCHKT:inst1|Mux~3592_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|Mux~3592_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|Mux~3592_I .lut_mask = "3404";
defparam \SCHKT:inst1|Mux~3592_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|Mux~3588_I (
.dataa(\SCHKT:inst1|Q[5] ),
.datac(\SCHKT:inst1|Q[2] ),
.datad(\SCHKT:inst1|Q[1] ),
.combout(\SCHKT:inst1|Mux~3588 ));
defparam \SCHKT:inst1|Mux~3588_I .operation_mode = "normal";
defparam \SCHKT:inst1|Mux~3588_I .synch_mode = "off";
defparam \SCHKT:inst1|Mux~3588_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|Mux~3588_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|Mux~3588_I .lut_mask = "0050";
defparam \SCHKT:inst1|Mux~3588_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|Mux~3589_I (
.dataa(\NESW~combout ),
.datab(\SCHKT:inst1|Q[4] ),
.datac(\SCHKT:inst1|Q[3] ),
.datad(\SCHKT:inst1|LOK[0] ),
.combout(\SCHKT:inst1|Mux~3589 ));
defparam \SCHKT:inst1|Mux~3589_I .operation_mode = "normal";
defparam \SCHKT:inst1|Mux~3589_I .synch_mode = "off";
defparam \SCHKT:inst1|Mux~3589_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|Mux~3589_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|Mux~3589_I .lut_mask = "A969";
defparam \SCHKT:inst1|Mux~3589_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|Mux~3590_I (
.dataa(\SCHKT:inst1|Q[0] ),
.datab(\SCHKT:inst1|Mux~3588 ),
.datac(\SCHKT:inst1|Mux~111 ),
.datad(\SCHKT:inst1|Mux~3589 ),
.combout(\SCHKT:inst1|Mux~3590 ));
defparam \SCHKT:inst1|Mux~3590_I .operation_mode = "normal";
defparam \SCHKT:inst1|Mux~3590_I .synch_mode = "off";
defparam \SCHKT:inst1|Mux~3590_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|Mux~3590_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|Mux~3590_I .lut_mask = "C840";
defparam \SCHKT:inst1|Mux~3590_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|Q[2]~I (
.clk(\CLK~combout ),
.dataa(\SCHKT:inst1|Q[5] ),
.datab(\SCHKT:inst1|Q[1] ),
.datac(\SCHKT:inst1|Mux~3592 ),
.datad(\SCHKT:inst1|Mux~3590 ),
.aclr(\RESET~combout ),
.regout(\SCHKT:inst1|Q[2] ));
defparam \SCHKT:inst1|Q[2]~I .operation_mode = "normal";
defparam \SCHKT:inst1|Q[2]~I .synch_mode = "off";
defparam \SCHKT:inst1|Q[2]~I .register_cascade_mode = "off";
defparam \SCHKT:inst1|Q[2]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|Q[2]~I .lut_mask = "FF40";
defparam \SCHKT:inst1|Q[2]~I .output_mode = "reg_only";
cyclone_lcell \SCHKT:inst1|A1~24_I (
.datab(\SCHKT:inst1|Q[4] ),
.datac(\SCHKT:inst1|Q[3] ),
.datad(\SCHKT:inst1|Q[5] ),
.combout(\SCHKT:inst1|A1~24 ));
defparam \SCHKT:inst1|A1~24_I .operation_mode = "normal";
defparam \SCHKT:inst1|A1~24_I .synch_mode = "off";
defparam \SCHKT:inst1|A1~24_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|A1~24_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|A1~24_I .lut_mask = "FCFF";
defparam \SCHKT:inst1|A1~24_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|A1~22_I (
.dataa(\SCHKT:inst1|Q[2] ),
.datab(\SCHKT:inst1|Q[1] ),
.datac(\SCHKT:inst1|Q[0] ),
.datad(\SCHKT:inst1|A1~24 ),
.combout(\SCHKT:inst1|A1~22 ));
defparam \SCHKT:inst1|A1~22_I .operation_mode = "normal";
defparam \SCHKT:inst1|A1~22_I .synch_mode = "off";
defparam \SCHKT:inst1|A1~22_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|A1~22_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|A1~22_I .lut_mask = "0001";
defparam \SCHKT:inst1|A1~22_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|ENA~I (
.clk(\SCHKT:inst1|A1~22 ),
.aclr(\RESET~combout ),
.regout(\SCHKT:inst1|ENA ));
defparam \SCHKT:inst1|ENA~I .operation_mode = "normal";
defparam \SCHKT:inst1|ENA~I .synch_mode = "off";
defparam \SCHKT:inst1|ENA~I .register_cascade_mode = "off";
defparam \SCHKT:inst1|ENA~I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|ENA~I .lut_mask = "FFFF";
defparam \SCHKT:inst1|ENA~I .output_mode = "reg_only";
cyclone_io \STEP~I (
.combout(\STEP~combout ),
.padio(STEP));
defparam \STEP~I .operation_mode = "input";
defparam \STEP~I .input_register_mode = "none";
defparam \STEP~I .output_register_mode = "none";
defparam \STEP~I .oe_register_mode = "none";
defparam \STEP~I .input_async_reset = "none";
defparam \STEP~I .output_async_reset = "none";
defparam \STEP~I .oe_async_reset = "none";
defparam \STEP~I .input_sync_reset = "none";
defparam \STEP~I .output_sync_reset = "none";
defparam \STEP~I .oe_sync_reset = "none";
defparam \STEP~I .input_power_up = "low";
defparam \STEP~I .output_power_up = "low";
defparam \STEP~I .oe_power_up = "low";
cyclone_lcell \step:inst7|t2~I (
.clk(\step:inst7|clk ),
.datac(\step:inst7|t1 ),
.datad(\SCHKT:inst1|ENA ),
.aclr(\STEP~combout ),
.sload(vcc),
.combout(inst8),
.regout(\step:inst7|t2 ));
defparam \step:inst7|t2~I .operation_mode = "normal";
defparam \step:inst7|t2~I .synch_mode = "on";
defparam \step:inst7|t2~I .register_cascade_mode = "off";
defparam \step:inst7|t2~I .sum_lutc_input = "qfbk";
defparam \step:inst7|t2~I .lut_mask = "F000";
defparam \step:inst7|t2~I .output_mode = "reg_and_comb";
cyclone_lcell \step:inst7|t3~I (
.clk(\step:inst7|clk ),
.datac(\step:inst7|t2 ),
.datad(\SCHKT:inst1|ENA ),
.aclr(\STEP~combout ),
.sload(vcc),
.combout(inst9),
.regout(\step:inst7|t3 ));
defparam \step:inst7|t3~I .operation_mode = "normal";
defparam \step:inst7|t3~I .synch_mode = "on";
defparam \step:inst7|t3~I .register_cascade_mode = "off";
defparam \step:inst7|t3~I .sum_lutc_input = "qfbk";
defparam \step:inst7|t3~I .lut_mask = "F000";
defparam \step:inst7|t3~I .output_mode = "reg_and_comb";
cyclone_lcell \step:inst7|t4~I (
.clk(\step:inst7|clk ),
.datac(\step:inst7|t3 ),
.datad(\SCHKT:inst1|ENA ),
.aclr(\STEP~combout ),
.sload(vcc),
.combout(inst10),
.regout(\step:inst7|t4 ));
defparam \step:inst7|t4~I .operation_mode = "normal";
defparam \step:inst7|t4~I .synch_mode = "on";
defparam \step:inst7|t4~I .register_cascade_mode = "off";
defparam \step:inst7|t4~I .sum_lutc_input = "qfbk";
defparam \step:inst7|t4~I .lut_mask = "F000";
defparam \step:inst7|t4~I .output_mode = "reg_and_comb";
cyclone_lcell \step:inst7|t1~I (
.clk(\step:inst7|clk ),
.dataa(\step:inst7|t2 ),
.datab(\step:inst7|t3 ),
.datac(\step:inst7|t1 ),
.datad(\step:inst7|t4 ),
.aclr(\STEP~combout ),
.regout(\step:inst7|t1 ));
defparam \step:inst7|t1~I .operation_mode = "normal";
defparam \step:inst7|t1~I .synch_mode = "off";
defparam \step:inst7|t1~I .register_cascade_mode = "off";
defparam \step:inst7|t1~I .sum_lutc_input = "datac";
defparam \step:inst7|t1~I .lut_mask = "0001";
defparam \step:inst7|t1~I .output_mode = "reg_only";
cyclone_lcell \inst11~I (
.datac(\step:inst7|t1 ),
.datad(\SCHKT:inst1|ENA ),
.combout(inst11));
defparam \inst11~I .operation_mode = "normal";
defparam \inst11~I .synch_mode = "off";
defparam \inst11~I .register_cascade_mode = "off";
defparam \inst11~I .sum_lutc_input = "datac";
defparam \inst11~I .lut_mask = "F000";
defparam \inst11~I .output_mode = "comb_only";
cyclone_io \CLK~I (
.combout(\CLK~combout ),
.padio(CLK));
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .output_sync_reset = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .oe_power_up = "low";
cyclone_lcell \step:inst7|clk~I (
.datac(\step:inst7|t4 ),
.datad(\CLK~combout ),
.combout(\step:inst7|clk ));
defparam \step:inst7|clk~I .operation_mode = "normal";
defparam \step:inst7|clk~I .synch_mode = "off";
defparam \step:inst7|clk~I .register_cascade_mode = "off";
defparam \step:inst7|clk~I .sum_lutc_input = "datac";
defparam \step:inst7|clk~I .lut_mask = "FFF0";
defparam \step:inst7|clk~I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|FA[2]~3_I (
.datab(\SCHKT:inst1|ENA ),
.datad(\SCHKT:inst1|LOK[2] ),
.combout(\SCHKT:inst1|FA[2]~3 ));
defparam \SCHKT:inst1|FA[2]~3_I .operation_mode = "normal";
defparam \SCHKT:inst1|FA[2]~3_I .synch_mode = "off";
defparam \SCHKT:inst1|FA[2]~3_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|FA[2]~3_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|FA[2]~3_I .lut_mask = "3300";
defparam \SCHKT:inst1|FA[2]~3_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|FA[1]~4_I (
.datab(\SCHKT:inst1|ENA ),
.datad(\SCHKT:inst1|LOK[1] ),
.combout(\SCHKT:inst1|FA[1]~4 ));
defparam \SCHKT:inst1|FA[1]~4_I .operation_mode = "normal";
defparam \SCHKT:inst1|FA[1]~4_I .synch_mode = "off";
defparam \SCHKT:inst1|FA[1]~4_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|FA[1]~4_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|FA[1]~4_I .lut_mask = "3300";
defparam \SCHKT:inst1|FA[1]~4_I .output_mode = "comb_only";
cyclone_lcell \SCHKT:inst1|FA[0]~5_I (
.datab(\SCHKT:inst1|LOK[0] ),
.datad(\SCHKT:inst1|ENA ),
.combout(\SCHKT:inst1|FA[0]~5 ));
defparam \SCHKT:inst1|FA[0]~5_I .operation_mode = "normal";
defparam \SCHKT:inst1|FA[0]~5_I .synch_mode = "off";
defparam \SCHKT:inst1|FA[0]~5_I .register_cascade_mode = "off";
defparam \SCHKT:inst1|FA[0]~5_I .sum_lutc_input = "datac";
defparam \SCHKT:inst1|FA[0]~5_I .lut_mask = "00CC";
defparam \SCHKT:inst1|FA[0]~5_I .output_mode = "comb_only";
cyclone_io \DOUT~I (
.datain(\SCHKT:inst1|ENA ),
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -