⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 defeqns.htm

📁 vhdl经典源代码——vga控制
💻 HTM
字号:
<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$INV$521_INV$825 <= ((NOT ll(5) AND NOT ll(6) AND NOT ll(7) AND NOT ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(7) AND NOT ll(4) AND NOT ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(7) AND NOT ll(8) AND NOT ll(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(7) AND NOT ll(8) AND NOT ll(2)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$535 <= ((cc(4) AND cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND ll(8)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$542 <= ((NOT cc(4) AND cc(2) AND NOT mmd(0) AND cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND NOT cc(2) AND NOT mmd(0) AND NOT cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND NOT cc(1) AND NOT mmd(0) AND NOT cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(2) AND NOT cc(1) AND NOT mmd(0) AND NOT cc(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$543 <= ((ll(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(4) AND ll(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$545 <= ((cc(4) AND cc(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cc(4) AND cc(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(2) AND cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cc(2) AND cc(1) AND NOT cc(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$grbp(3)/grbp(3)_D2_INV$826 <= ((EXP20_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cc(4) AND ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mmd(1) AND mmd(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(8) AND mmd(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cc(4) AND NOT mmd(1) AND NOT mmd(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cc(2) AND ll(8) AND cc(3)));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar__n0036_N3/Mcompar__n0036_N3_D2 <= ((ll(7) AND ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(4) AND ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(8) AND ll(3)));
</td></tr><tr><td>
</td></tr><tr><td>
_n0033/_n0033_D2 <= ((NOT ll(7) AND NOT ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(5) AND NOT ll(6) AND NOT ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(4) AND NOT ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(8) AND NOT ll(3) AND NOT ll(2)));
</td></tr><tr><td>
</td></tr><tr><td>
b <= b_BUFR;
</td></tr><tr><td>
</td></tr><tr><td>
b_BUFR <= ((EXP13_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP14_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND mmd(1) AND mmd(0) AND NOT $OpTx$FX_DC$535)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND mmd(1) AND $OpTx$$OpTx$INV$521_INV$825 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	grbx(1)/grbx(1)_D2 AND NOT $OpTx$FX_DC$535)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND NOT mmd(1) AND NOT mmd(0) AND NOT grbx(1)/grbx(1)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$535)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT orient AND NOT mmd(1) AND mmd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$INV$521_INV$825 AND NOT $OpTx$FX_DC$535)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT orient AND NOT mmd(1) AND NOT mmd(0) AND grbx(1)/grbx(1)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$535));
</td></tr><tr><td>
FTCPE_cc0: FTCPE port map (cc(0),'1',fs(2),'0','0');
</td></tr><tr><td>
FTCPE_cc1: FTCPE port map (cc(1),cc(0),fs(2),'0','0');
</td></tr><tr><td>
FTCPE_cc2: FTCPE port map (cc(2),cc_T(2),fs(2),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cc_T(2) <= (cc(1) AND cc(0));
</td></tr><tr><td>
FTCPE_cc3: FTCPE port map (cc(3),cc_T(3),fs(2),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cc_T(3) <= (cc(2) AND cc(1) AND cc(0));
</td></tr><tr><td>
FTCPE_cc4: FTCPE port map (cc(4),cc_T(4),fs(2),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cc_T(4) <= (cc(2) AND cc(1) AND cc(3) AND cc(0));
</td></tr><tr><td>
FTCPE_clk_int0: FTCPE port map (clk_int(0),'1',clk,'0','0');
</td></tr><tr><td>
FTCPE_clk_int1: FTCPE port map (clk_int(1),clk_int(0),clk,'0','0');
</td></tr><tr><td>
FTCPE_fs0: FTCPE port map (fs(0),'1',clk_int(1),'0','0');
</td></tr><tr><td>
FTCPE_fs1: FTCPE port map (fs(1),fs(0),clk_int(1),'0','0');
</td></tr><tr><td>
FTCPE_fs2: FTCPE port map (fs(2),fs_T(2),clk_int(1),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fs_T(2) <= (fs(0) AND fs(1));
</td></tr><tr><td>
</td></tr><tr><td>
g <= NOT (((cc(4) AND cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND NOT $OpTx$grbp(3)/grbp(3)_D2_INV$826)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT orient AND $OpTx$grbp(3)/grbp(3)_D2_INV$826)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND ll(8))));
</td></tr><tr><td>
</td></tr><tr><td>
grbx(1)/grbx(1)_D2 <= ((EXP11_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR ($OpTx$FX_DC$542.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND cc(2) AND cc(1) AND NOT cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND cc(2) AND NOT cc(1) AND cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND cc(2) AND cc(3) AND NOT cc(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND cc(1) AND NOT cc(3) AND NOT cc(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cc(4) AND NOT cc(1) AND cc(3) AND NOT cc(0)));
</td></tr><tr><td>
</td></tr><tr><td>
grby(1)13/grby(1)13_D2 <= ((NOT ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (vs_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR ($OpTx$$OpTx$INV$521_INV$825.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(5) AND NOT ll(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(7) AND NOT ll(4) AND NOT ll(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(7) AND NOT ll(4) AND NOT ll(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ll(6) AND NOT ll(4) AND NOT ll(3) AND NOT ll(2)));
</td></tr><tr><td>
</td></tr><tr><td>
grby(3)/grby(3)_D2 <= ((ll(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND ll(4)));
</td></tr><tr><td>
</td></tr><tr><td>
hs <= NOT ((cc(4) AND cc(3)));
</td></tr><tr><td>
FTCPE_ll0: FTCPE port map (ll(0),'1',NOT cc(4),'0','0');
</td></tr><tr><td>
FTCPE_ll1: FTCPE port map (ll(1),ll_T(1),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(1) <= ((NOT ll(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND NOT ll(4) AND ll(8) AND NOT ll(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ll(2) AND NOT ll(1)));
</td></tr><tr><td>
FTCPE_ll2: FTCPE port map (ll(2),ll_T(2),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(2) <= (ll(0) AND ll(1));
</td></tr><tr><td>
FTCPE_ll3: FTCPE port map (ll(3),ll_T(3),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(3) <= (ll(2) AND ll(0) AND ll(1));
</td></tr><tr><td>
FTCPE_ll4: FTCPE port map (ll(4),ll_T(4),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(4) <= (ll(3) AND ll(2) AND ll(0) AND ll(1));
</td></tr><tr><td>
FTCPE_ll5: FTCPE port map (ll(5),ll_T(5),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(5) <= ((ll(4) AND ll(3) AND ll(2) AND ll(0) AND ll(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND NOT ll(4) AND ll(8) AND NOT ll(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ll(2) AND ll(0) AND NOT ll(1)));
</td></tr><tr><td>
FTCPE_ll6: FTCPE port map (ll(6),ll_T(6),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(6) <= ((ll(5) AND ll(4) AND ll(3) AND ll(2) AND ll(0) AND ll(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND NOT ll(4) AND ll(8) AND NOT ll(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ll(2) AND ll(0) AND NOT ll(1)));
</td></tr><tr><td>
FTCPE_ll7: FTCPE port map (ll(7),ll_T(7),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(7) <= ((ll(5) AND ll(6) AND ll(4) AND ll(3) AND ll(2) AND ll(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ll(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND NOT ll(4) AND ll(8) AND NOT ll(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ll(2) AND ll(0) AND NOT ll(1)));
</td></tr><tr><td>
FTCPE_ll8: FTCPE port map (ll(8),ll_T(8),NOT cc(4),'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll_T(8) <= ((ll(5) AND ll(6) AND ll(7) AND ll(4) AND ll(3) AND ll(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ll(0) AND ll(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ll(5) AND ll(6) AND ll(7) AND NOT ll(4) AND ll(8) AND NOT ll(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ll(2) AND ll(0) AND NOT ll(1)));
</td></tr><tr><td>
FDCPE_mmd0: FDCPE port map (mmd(0),mmd_D(0),NOT orient,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mmd_D(0) <= (NOT mmd(1) AND NOT mmd(0));
</td></tr><tr><td>
FDCPE_mmd1: FDCPE port map (mmd(1),mmd_D(1),NOT orient,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mmd_D(1) <= (NOT mmd(1) AND mmd(0));
</td></tr><tr><td>
</td></tr><tr><td>
r <= NOT (((EXP17_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP18_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cc(4) AND cc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND NOT mmd(1) AND $OpTx$FX_DC$542)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND NOT mmd(1) AND mmd(0) AND NOT $OpTx$FX_DC$543)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (orient AND NOT mmd(1) AND mmd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$INV$521_INV$825)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT orient AND mmd(1) AND mmd(0) AND NOT $OpTx$FX_DC$543)));
</td></tr><tr><td>
</td></tr><tr><td>
vs <= NOT ((ll(5) AND ll(6) AND ll(7) AND ll(8)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -