lcd.par

vhdl经典源代码——LCD控制

Release 7.1.04i par H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

CINDY::  Tue Feb 07 14:36:21 2006

par -w -intstyle ise -ol std -t 1 lcd_map.ncd lcd.ncd lcd.pcf 


Constraints file: lcd.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
D:/Xilinx.
   "lcd" is an NCD, version 3.1, device xc3s400, package pq208, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  2 out of 8      25%
   Number of External IOBs            13 out of 141     9%
      Number of LOCed IOBs            13 out of 13    100%

   Number of Slices                   73 out of 3584    2%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989835) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.8
..
Phase 4.8 (Checksum:991aeb) REAL time: 2 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 2 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 3 secs 

Writing design to file lcd.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 549 unrouted;       REAL time: 3 secs 

Phase 2: 519 unrouted;       REAL time: 3 secs 

Phase 3: 241 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted;       REAL time: 3 secs 

WARNING:Route - CLK Net:clkdiv
may have excessive skew because 2 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.
WARNING:Route - CLK Net:clk_int
may have excessive skew because 1 NON-CLK pins
failed to route using a CLK template.

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      BUFGMUX0| No   |   11 |  0.019     |  1.033      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_int |      BUFGMUX2| No   |   15 |  0.001     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|           tc_clkcnt |         Local|      |    1 |  0.000     |  1.345      |
+---------------------+--------------+------+------+------------+-------------+
|              clkdiv |         Local|      |    3 |  0.000     |  1.088      |
+---------------------+--------------+------+------+------------+-------------+

INFO:Par:340 - 
   The Delay report will not be generated when running non-timing driven PAR
   with effort level Standard or Medium. If a delay report is required please do
   one of the following:  1) use effort level High, 2) use the following
   environment variable "XIL_PAR_GENERATE_DLY_REPORT", 3) create Timing
   constraints for the design.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file lcd.ncd



PAR done!