📄 cmp.fit.rpt
字号:
Fitter report for cmp
Wed Oct 12 10:28:17 2005
Version 5.0 Build 148 04/26/2005 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Fitter Summary
3. Fitter Settings
4. Fitter Device Options
5. Fitter Equations
6. Pin-Out File
7. Fitter Resource Usage Summary
8. Input Pins
9. Output Pins
10. All Package Pins
11. Output Pin Default Load For Reported TCO
12. Fitter Resource Utilization by Entity
13. Non-Global High Fan-Out Signals
14. Interconnect Usage Summary
15. LAB External Interconnect
16. LAB Macrocells
17. Parallel Expander
18. Logic Cell Interconnection
19. Fitter Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------+
; Fitter Summary ;
+-----------------------+------------------------------------------+
; Fitter Status ; Successful - Wed Oct 12 10:28:17 2005 ;
; Quartus II Version ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name ; cmp ;
; Top-level Entity Name ; cmp ;
; Family ; MAX7000S ;
; Device ; EPM7128SLC84-15 ;
; Timing Models ; Final ;
; Total macrocells ; 27 / 128 ( 21 % ) ;
; Total pins ; 28 / 68 ( 41 % ) ;
+-----------------------+------------------------------------------+
+--------------------------------------------------------------------------------------+
; Fitter Settings ;
+--------------------------------------------+--------------------+--------------------+
; Option ; Setting ; Default Value ;
+--------------------------------------------+--------------------+--------------------+
; Device ; EPM7128SLC84-15 ; ;
; Fitter Effort ; Standard Fit ; Auto Fit ;
; Use smart compilation ; Off ; Off ;
; Optimize Timing ; Normal compilation ; Normal compilation ;
; Optimize IOC Register Placement for Timing ; On ; On ;
; Limit to One Fitting Attempt ; Off ; Off ;
; Fitter Initial Placement Seed ; 1 ; 1 ;
; Slow Slew Rate ; Off ; Off ;
+--------------------------------------------+--------------------+--------------------+
+--------------------------------------------------------------------+
; Fitter Device Options ;
+----------------------------------------------+---------------------+
; Option ; Setting ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off ;
; Enable device-wide reset (DEV_CLRn) ; Off ;
; Enable device-wide output enable (DEV_OE) ; Off ;
; Enable INIT_DONE output ; Off ;
; Configuration scheme ; Passive Serial ;
; Reserve all unused pins ; As input tri-stated ;
; Security bit ; Off ;
; Base pin-out file on sameframe device ; Off ;
+----------------------------------------------+---------------------+
+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/Documents and Settings/Administrator/桌面/program file/CD ROM/7128板子光盘/示例程序/Verilog/基础实验/四位比较器/cmp.fit.eqn.
+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Documents and Settings/Administrator/桌面/program file/CD ROM/7128板子光盘/示例程序/Verilog/基础实验/四位比较器/cmp.pin.
+---------------------------------------------------+
; Fitter Resource Usage Summary ;
+-------------------------------+-------------------+
; Resource ; Usage ;
+-------------------------------+-------------------+
; Logic cells ; 27 / 128 ( 21 % ) ;
; Registers ; 0 / 128 ( 0 % ) ;
; Number of pterms used ; 63 ;
; User inserted logic elements ; 0 ;
; I/O pins ; 28 / 68 ( 41 % ) ;
; -- Clock pins ; 0 / 2 ( 0 % ) ;
; -- Dedicated input pins ; 0 / 2 ( 0 % ) ;
; Global signals ; 0 ;
; Shareable expanders ; 0 / 128 ( 0 % ) ;
; Parallel expanders ; 8 / 120 ( 6 % ) ;
; Cells using turbo bit ; 27 / 128 ( 21 % ) ;
; Maximum fan-out node ; a[1] ;
; Maximum fan-out ; 12 ;
; Total fan-out ; 118 ;
; Average fan-out ; 2.15 ;
+-------------------------------+-------------------+
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; a[0] ; 24 ; -- ; 3 ; 11 ; 0 ; no ; no ; TTL ; User ;
; a[1] ; 22 ; -- ; 2 ; 12 ; 0 ; no ; no ; TTL ; User ;
; a[2] ; 21 ; -- ; 2 ; 12 ; 0 ; no ; no ; TTL ; User ;
; a[3] ; 20 ; -- ; 2 ; 9 ; 0 ; no ; no ; TTL ; User ;
; b[0] ; 18 ; -- ; 2 ; 11 ; 0 ; no ; no ; TTL ; User ;
; b[1] ; 17 ; -- ; 2 ; 12 ; 0 ; no ; no ; TTL ; User ;
; b[2] ; 16 ; -- ; 2 ; 12 ; 0 ; no ; no ; TTL ; User ;
; b[3] ; 15 ; -- ; 2 ; 12 ; 0 ; no ; no ; TTL ; User ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -