📄 people4_translate.nlf
字号:
Release 8.2.03i - netgen I.34Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.Command Line: netgen -intstyle ise -insert_glbl true -w -dir netgen/translate
-ofmt verilog -sim people4.ngd people4_translate.v Reading design 'people4.ngd' ...Flattening design ...Processing design ... Preping design's networks ... Preping design's macros ...Writing Verilog netlist file 'E:\Homework\ISE8.1
work\people4\netgen\translate\people4_translate.v' ...INFO:NetListWriters:633 - The generated Verilog netlist contains Xilinx SIMPRIM
simulation primitives and has to be used with SIMPRIM simulation library for
correct compilation and simulation. Number of warnings: 0Number of info messages: 1Total memory usage is 57900 kilobytes
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -