sinx_rom.fit.eqn

来自「在EDA开发软件QuartusII上利用VHDL语言实现DDS信号发生器」· EQN 代码 · 共 278 行

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L4Q is cout~reg0 at LC1_A13
--operation mode is normal

A1L4Q_lut_out = D1_q[0] & D1_q[1] & D1_q[2] & !A1L41;
A1L4Q = DFFEA(A1L4Q_lut_out, GLOBAL(CLK), , , , , );

--A1L3Q is cout~0 at LC1_A13
--operation mode is normal

A1L3Q = A1L4Q;


--F1_q[0] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC6_A
F1_q[0]_clock_0 = GLOBAL(CLK);
F1_q[0]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[0]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[0] = MEMORY_SEGMENT(, , F1_q[0]_clock_0, , , , , , F1_q[0]_write_address, F1_q[0]_read_address);


--F1_q[1] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC8_A
F1_q[1]_clock_0 = GLOBAL(CLK);
F1_q[1]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[1]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[1] = MEMORY_SEGMENT(, , F1_q[1]_clock_0, , , , , , F1_q[1]_write_address, F1_q[1]_read_address);


--F1_q[2] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC2_A
F1_q[2]_clock_0 = GLOBAL(CLK);
F1_q[2]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[2]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[2] = MEMORY_SEGMENT(, , F1_q[2]_clock_0, , , , , , F1_q[2]_write_address, F1_q[2]_read_address);


--F1_q[3] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC1_A
F1_q[3]_clock_0 = GLOBAL(CLK);
F1_q[3]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[3]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[3] = MEMORY_SEGMENT(, , F1_q[3]_clock_0, , , , , , F1_q[3]_write_address, F1_q[3]_read_address);


--F1_q[4] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC4_A
F1_q[4]_clock_0 = GLOBAL(CLK);
F1_q[4]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[4]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[4] = MEMORY_SEGMENT(, , F1_q[4]_clock_0, , , , , , F1_q[4]_write_address, F1_q[4]_read_address);


--F1_q[5] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC3_A
F1_q[5]_clock_0 = GLOBAL(CLK);
F1_q[5]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[5]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[5] = MEMORY_SEGMENT(, , F1_q[5]_clock_0, , , , , , F1_q[5]_write_address, F1_q[5]_read_address);


--F1_q[6] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC5_A
F1_q[6]_clock_0 = GLOBAL(CLK);
F1_q[6]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[6]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[6] = MEMORY_SEGMENT(, , F1_q[6]_clock_0, , , , , , F1_q[6]_write_address, F1_q[6]_read_address);


--F1_q[7] is data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC7_A
F1_q[7]_clock_0 = GLOBAL(CLK);
F1_q[7]_write_address = WR_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[7]_read_address = RD_ADDR(D1_q[0], D1_q[1], D1_q[2], D1_q[3], D1_q[4], D1_q[5], D1_q[6]);
F1_q[7] = MEMORY_SEGMENT(, , F1_q[7]_clock_0, , , , , , F1_q[7]_write_address, F1_q[7]_read_address);


--D1_q[6] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[6] at LC7_A14
--operation mode is clrb_cntr

D1_q[6]_lut_out = (D1_q[6] $ D1L31) & A1L51;
D1_q[6] = DFFEA(D1_q[6]_lut_out, GLOBAL(CLK), , , , , );

--D1L92Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[6]~0 at LC7_A14
--operation mode is clrb_cntr

D1L92Q = D1_q[6];


--D1_q[5] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[5] at LC6_A14
--operation mode is clrb_cntr

D1_q[5]_lut_out = (D1_q[5] $ D1L11) & A1L51;
D1_q[5] = DFFEA(D1_q[5]_lut_out, GLOBAL(CLK), , , , , );

--D1L72Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[5]~1 at LC6_A14
--operation mode is clrb_cntr

D1L72Q = D1_q[5];

--D1L31 is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT at LC6_A14
--operation mode is clrb_cntr

D1L31 = CARRY(D1_q[5] & (D1L11));


--D1_q[4] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[4] at LC5_A14
--operation mode is clrb_cntr

D1_q[4]_lut_out = (D1_q[4] $ D1L9) & A1L51;
D1_q[4] = DFFEA(D1_q[4]_lut_out, GLOBAL(CLK), , , , , );

--D1L52Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[4]~2 at LC5_A14
--operation mode is clrb_cntr

D1L52Q = D1_q[4];

--D1L11 is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT at LC5_A14
--operation mode is clrb_cntr

D1L11 = CARRY(D1_q[4] & (D1L9));


--D1_q[3] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[3] at LC4_A14
--operation mode is clrb_cntr

D1_q[3]_lut_out = (D1_q[3] $ D1L7) & A1L51;
D1_q[3] = DFFEA(D1_q[3]_lut_out, GLOBAL(CLK), , , , , );

--D1L32Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[3]~3 at LC4_A14
--operation mode is clrb_cntr

D1L32Q = D1_q[3];

--D1L9 is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT at LC4_A14
--operation mode is clrb_cntr

D1L9 = CARRY(D1_q[3] & (D1L7));


--A1L41 is LessThan~63 at LC2_A13
--operation mode is normal

A1L41 = !D1_q[6] # !D1_q[5] # !D1_q[4] # !D1_q[3];

--A1L61 is LessThan~66 at LC2_A13
--operation mode is normal

A1L61 = !D1_q[6] # !D1_q[5] # !D1_q[4] # !D1_q[3];


--D1_q[2] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[2] at LC3_A14
--operation mode is clrb_cntr

D1_q[2]_lut_out = (D1_q[2] $ D1L5) & A1L51;
D1_q[2] = DFFEA(D1_q[2]_lut_out, GLOBAL(CLK), , , , , );

--D1L12Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[2]~4 at LC3_A14
--operation mode is clrb_cntr

D1L12Q = D1_q[2];

--D1L7 is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT at LC3_A14
--operation mode is clrb_cntr

D1L7 = CARRY(D1_q[2] & (D1L5));


--D1_q[1] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[1] at LC2_A14
--operation mode is clrb_cntr

D1_q[1]_lut_out = (D1_q[1] $ D1L3) & A1L51;
D1_q[1] = DFFEA(D1_q[1]_lut_out, GLOBAL(CLK), , , , , );

--D1L91Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[1]~5 at LC2_A14
--operation mode is clrb_cntr

D1L91Q = D1_q[1];

--D1L5 is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT at LC2_A14
--operation mode is clrb_cntr

D1L5 = CARRY(D1_q[1] & (D1L3));


--D1_q[0] is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[0] at LC1_A14
--operation mode is clrb_cntr

D1_q[0]_lut_out = (!D1_q[0]) & A1L51;
D1_q[0] = DFFEA(D1_q[0]_lut_out, GLOBAL(CLK), , , , , );

--D1L71Q is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[0]~6 at LC1_A14
--operation mode is clrb_cntr

D1L71Q = D1_q[0];

--D1L3 is lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT at LC1_A14
--operation mode is clrb_cntr

D1L3 = CARRY(D1_q[0]);


--A1L51 is LessThan~64 at LC8_A14
--operation mode is normal

A1L51 = A1L41 # !D1_q[2] # !D1_q[1] # !D1_q[0];

--A1L71 is LessThan~67 at LC8_A14
--operation mode is normal

A1L71 = A1L41 # !D1_q[2] # !D1_q[1] # !D1_q[0];


--CLK is CLK at PIN_43
--operation mode is input

CLK = INPUT();


--cout is cout at PIN_62
--operation mode is output

cout = OUTPUT(A1L4Q);


--DOUT[0] is DOUT[0] at PIN_18
--operation mode is output

DOUT[0] = OUTPUT(F1_q[0]);


--DOUT[1] is DOUT[1] at PIN_72
--operation mode is output

DOUT[1] = OUTPUT(F1_q[1]);


--DOUT[2] is DOUT[2] at PIN_22
--operation mode is output

DOUT[2] = OUTPUT(F1_q[2]);


--DOUT[3] is DOUT[3] at PIN_70
--operation mode is output

DOUT[3] = OUTPUT(F1_q[3]);


--DOUT[4] is DOUT[4] at PIN_71
--operation mode is output

DOUT[4] = OUTPUT(F1_q[4]);


--DOUT[5] is DOUT[5] at PIN_17
--operation mode is output

DOUT[5] = OUTPUT(F1_q[5]);


--DOUT[6] is DOUT[6] at PIN_69
--operation mode is output

DOUT[6] = OUTPUT(F1_q[6]);


--DOUT[7] is DOUT[7] at PIN_60
--operation mode is output

DOUT[7] = OUTPUT(F1_q[7]);