sf_df_rom_sinx.map.eqn

来自「在EDA开发软件QuartusII上利用VHDL语言实现DDS信号发生器」· EQN 代码 · 共 433 行

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--G1_cout is divf_rom_sinx:u2|sinx_rom:u2|cout
--operation mode is normal

G1_cout_lut_out = !G1L3 & E3_q[2] & E3_q[1] & E3_q[0];
G1_cout = DFFEA(G1_cout_lut_out, F1_COUT, , , , , );

--G1L2Q is divf_rom_sinx:u2|sinx_rom:u2|cout~0
--operation mode is normal

G1L2Q = G1_cout;


--K1_q[0] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[0]
K1_q[0]_clock_0 = F1_COUT;
K1_q[0]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[0]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[0] = MEMORY_SEGMENT(, , K1_q[0]_clock_0, , , , , , K1_q[0]_write_address, K1_q[0]_read_address);


--K1_q[1] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[1]
K1_q[1]_clock_0 = F1_COUT;
K1_q[1]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[1]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[1] = MEMORY_SEGMENT(, , K1_q[1]_clock_0, , , , , , K1_q[1]_write_address, K1_q[1]_read_address);


--K1_q[2] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[2]
K1_q[2]_clock_0 = F1_COUT;
K1_q[2]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[2]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[2] = MEMORY_SEGMENT(, , K1_q[2]_clock_0, , , , , , K1_q[2]_write_address, K1_q[2]_read_address);


--K1_q[3] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[3]
K1_q[3]_clock_0 = F1_COUT;
K1_q[3]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[3]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[3] = MEMORY_SEGMENT(, , K1_q[3]_clock_0, , , , , , K1_q[3]_write_address, K1_q[3]_read_address);


--K1_q[4] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[4]
K1_q[4]_clock_0 = F1_COUT;
K1_q[4]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[4]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[4] = MEMORY_SEGMENT(, , K1_q[4]_clock_0, , , , , , K1_q[4]_write_address, K1_q[4]_read_address);


--K1_q[5] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[5]
K1_q[5]_clock_0 = F1_COUT;
K1_q[5]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[5]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[5] = MEMORY_SEGMENT(, , K1_q[5]_clock_0, , , , , , K1_q[5]_write_address, K1_q[5]_read_address);


--K1_q[6] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[6]
K1_q[6]_clock_0 = F1_COUT;
K1_q[6]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[6]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[6] = MEMORY_SEGMENT(, , K1_q[6]_clock_0, , , , , , K1_q[6]_write_address, K1_q[6]_read_address);


--K1_q[7] is divf_rom_sinx:u2|sinx_rom:u2|data_rom_10k:u1|lpm_rom:lpm_rom_component|altrom:srom|q[7]
K1_q[7]_clock_0 = F1_COUT;
K1_q[7]_write_address = WR_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[7]_read_address = RD_ADDR(E3_q[0], E3_q[1], E3_q[2], E3_q[3], E3_q[4], E3_q[5], E3_q[6]);
K1_q[7] = MEMORY_SEGMENT(, , K1_q[7]_clock_0, , , , , , K1_q[7]_write_address, K1_q[7]_read_address);


--E3_q[6] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[6]
--operation mode is clrb_cntr

E3_q[6]_lut_out = (E3_q[6] $ E3L31) & G1L4;
E3_q[6] = DFFEA(E3_q[6]_lut_out, F1_COUT, , , , , );

--E3L92Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[6]~0
--operation mode is clrb_cntr

E3L92Q = E3_q[6];


--E3_q[5] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[5]
--operation mode is clrb_cntr

E3_q[5]_lut_out = (E3_q[5] $ E3L11) & G1L4;
E3_q[5] = DFFEA(E3_q[5]_lut_out, F1_COUT, , , , , );

--E3L72Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[5]~1
--operation mode is clrb_cntr

E3L72Q = E3_q[5];

--E3L31 is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT
--operation mode is clrb_cntr

E3L31 = CARRY(E3_q[5] & (E3L11));


--E3_q[4] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[4]
--operation mode is clrb_cntr

E3_q[4]_lut_out = (E3_q[4] $ E3L9) & G1L4;
E3_q[4] = DFFEA(E3_q[4]_lut_out, F1_COUT, , , , , );

--E3L52Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[4]~2
--operation mode is clrb_cntr

E3L52Q = E3_q[4];

--E3L11 is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT
--operation mode is clrb_cntr

E3L11 = CARRY(E3_q[4] & (E3L9));


--E3_q[3] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[3]
--operation mode is clrb_cntr

E3_q[3]_lut_out = (E3_q[3] $ E3L7) & G1L4;
E3_q[3] = DFFEA(E3_q[3]_lut_out, F1_COUT, , , , , );

--E3L32Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[3]~3
--operation mode is clrb_cntr

E3L32Q = E3_q[3];

--E3L9 is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT
--operation mode is clrb_cntr

E3L9 = CARRY(E3_q[3] & (E3L7));


--G1L3 is divf_rom_sinx:u2|sinx_rom:u2|LessThan~63
--operation mode is normal

G1L3 = !E3_q[3] # !E3_q[4] # !E3_q[5] # !E3_q[6];

--G1L5 is divf_rom_sinx:u2|sinx_rom:u2|LessThan~66
--operation mode is normal

G1L5 = !E3_q[3] # !E3_q[4] # !E3_q[5] # !E3_q[6];


--E3_q[2] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[2]
--operation mode is clrb_cntr

E3_q[2]_lut_out = (E3_q[2] $ E3L5) & G1L4;
E3_q[2] = DFFEA(E3_q[2]_lut_out, F1_COUT, , , , , );

--E3L12Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[2]~4
--operation mode is clrb_cntr

E3L12Q = E3_q[2];

--E3L7 is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT
--operation mode is clrb_cntr

E3L7 = CARRY(E3_q[2] & (E3L5));


--E3_q[1] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[1]
--operation mode is clrb_cntr

E3_q[1]_lut_out = (E3_q[1] $ E3L3) & G1L4;
E3_q[1] = DFFEA(E3_q[1]_lut_out, F1_COUT, , , , , );

--E3L91Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[1]~5
--operation mode is clrb_cntr

E3L91Q = E3_q[1];

--E3L5 is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT
--operation mode is clrb_cntr

E3L5 = CARRY(E3_q[1] & (E3L3));


--E3_q[0] is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[0]
--operation mode is clrb_cntr

E3_q[0]_lut_out = (!E3_q[0]) & G1L4;
E3_q[0] = DFFEA(E3_q[0]_lut_out, F1_COUT, , , , , );

--E3L71Q is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[0]~6
--operation mode is clrb_cntr

E3L71Q = E3_q[0];

--E3L3 is divf_rom_sinx:u2|sinx_rom:u2|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT
--operation mode is clrb_cntr

E3L3 = CARRY(E3_q[0]);


--G1L4 is divf_rom_sinx:u2|sinx_rom:u2|LessThan~64
--operation mode is normal

G1L4 = G1L3 # !E3_q[0] # !E3_q[1] # !E3_q[2];

--G1L6 is divf_rom_sinx:u2|sinx_rom:u2|LessThan~67
--operation mode is normal

G1L6 = G1L3 # !E3_q[0] # !E3_q[1] # !E3_q[2];


--F1_COUT is divf_rom_sinx:u2|divf:u1|COUT
--operation mode is normal

F1_COUT_lut_out = E2_q[3] & E2_q[2] & E2_q[1] & E2_q[0];
F1_COUT = DFFEA(F1_COUT_lut_out, clkk, , , , , );

--F1L2Q is divf_rom_sinx:u2|divf:u1|COUT~0
--operation mode is normal

F1L2Q = F1_COUT;


--E2_q[3] is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[3]
--operation mode is up_dn_cntr

E2_q[3]_lut_out = (E2_q[3] $ E2L7 & F1L3) # (E1_q[3] & !F1L3);
E2_q[3] = DFFEA(E2_q[3]_lut_out, clkk, , , , , );

--E2L71Q is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[3]~0
--operation mode is up_dn_cntr

E2L71Q = E2_q[3];


--E2_q[2] is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[2]
--operation mode is up_dn_cntr

E2_q[2]_lut_out = (E2_q[2] $ E2L5 & F1L3) # (E1_q[2] & !F1L3);
E2_q[2] = DFFEA(E2_q[2]_lut_out, clkk, , , , , );

--E2L51Q is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[2]~1
--operation mode is up_dn_cntr

E2L51Q = E2_q[2];

--E2L7 is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT
--operation mode is up_dn_cntr

E2L7 = CARRY(E2_q[2] & (E2L5));


--E2_q[1] is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[1]
--operation mode is up_dn_cntr

E2_q[1]_lut_out = (E2_q[1] $ E2L3 & F1L3) # (E1_q[1] & !F1L3);
E2_q[1] = DFFEA(E2_q[1]_lut_out, clkk, , , , , );

--E2L31Q is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[1]~2
--operation mode is up_dn_cntr

E2L31Q = E2_q[1];

--E2L5 is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT
--operation mode is up_dn_cntr

E2L5 = CARRY(E2_q[1] & (E2L3));


--E2_q[0] is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[0]
--operation mode is up_dn_cntr

E2_q[0]_lut_out = (!E2_q[0] & F1L3) # (E1_q[0] & !F1L3);
E2_q[0] = DFFEA(E2_q[0]_lut_out, clkk, , , , , );

--E2L11Q is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|q[0]~3
--operation mode is up_dn_cntr

E2L11Q = E2_q[0];

--E2L3 is divf_rom_sinx:u2|divf:u1|lpm_counter:CNT4_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT
--operation mode is up_dn_cntr

E2L3 = CARRY(E2_q[0]);


--F1L3 is divf_rom_sinx:u2|divf:u1|LessThan~34
--operation mode is normal

F1L3 = !E2_q[0] # !E2_q[1] # !E2_q[2] # !E2_q[3];

--F1L4 is divf_rom_sinx:u2|divf:u1|LessThan~36
--operation mode is normal

F1L4 = !E2_q[0] # !E2_q[1] # !E2_q[2] # !E2_q[3];


--E1_q[3] is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[3]
--operation mode is clrb_cntr

E1_q[3]_lut_out = (E1_q[3] $ (en & E1L7)) & VCC;
E1_q[3] = DFFEA(E1_q[3]_lut_out, clkk, , , en, , );

--E1L71Q is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[3]~0
--operation mode is clrb_cntr

E1L71Q = E1_q[3];


--E1_q[2] is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[2]
--operation mode is clrb_cntr

E1_q[2]_lut_out = (E1_q[2] $ (en & E1L5)) & VCC;
E1_q[2] = DFFEA(E1_q[2]_lut_out, clkk, , , en, , );

--E1L51Q is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[2]~1
--operation mode is clrb_cntr

E1L51Q = E1_q[2];

--E1L7 is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT
--operation mode is clrb_cntr

E1L7 = CARRY(E1_q[2] & (E1L5));


--E1_q[1] is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[1]
--operation mode is clrb_cntr

E1_q[1]_lut_out = (E1_q[1] $ (en & E1L3)) & VCC;
E1_q[1] = DFFEA(E1_q[1]_lut_out, clkk, , , en, , );

--E1L31Q is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[1]~2
--operation mode is clrb_cntr

E1L31Q = E1_q[1];

--E1L5 is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT
--operation mode is clrb_cntr

E1L5 = CARRY(E1_q[1] & (E1L3));


--E1_q[0] is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[0]
--operation mode is clrb_cntr

E1_q[0]_lut_out = (en $ E1_q[0]) & VCC;
E1_q[0] = DFFEA(E1_q[0]_lut_out, clkk, , , en, , );

--E1L11Q is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|q[0]~3
--operation mode is clrb_cntr

E1L11Q = E1_q[0];

--E1L3 is SCANCNT4B:u1|lpm_counter:CNT4_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT
--operation mode is clrb_cntr

E1L3 = CARRY(E1_q[0]);


--clkk is clkk
--operation mode is input

clkk = INPUT();


--en is en
--operation mode is input

en = INPUT();


--ff is ff
--operation mode is output

ff = OUTPUT(G1_cout);


--Da_data[0] is Da_data[0]
--operation mode is output

Da_data[0] = OUTPUT(K1_q[0]);


--Da_data[1] is Da_data[1]
--operation mode is output

Da_data[1] = OUTPUT(K1_q[1]);


--Da_data[2] is Da_data[2]
--operation mode is output

Da_data[2] = OUTPUT(K1_q[2]);


--Da_data[3] is Da_data[3]
--operation mode is output

Da_data[3] = OUTPUT(K1_q[3]);


--Da_data[4] is Da_data[4]
--operation mode is output

Da_data[4] = OUTPUT(K1_q[4]);


--Da_data[5] is Da_data[5]
--operation mode is output

Da_data[5] = OUTPUT(K1_q[5]);


--Da_data[6] is Da_data[6]
--operation mode is output

Da_data[6] = OUTPUT(K1_q[6]);


--Da_data[7] is Da_data[7]
--operation mode is output

Da_data[7] = OUTPUT(K1_q[7]);