📄 counter.rpt
字号:
# _LC2_A7
# _LC8_B5
# _LC5_B3;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B3', type is buried
_LC4_B3 = LCELL( _EQ007);
_EQ007 = _LC6_B3
# _LC2_B3;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_B3', type is buried
_LC7_B3 = LCELL( _EQ008);
_EQ008 = _LC6_B3
# _LC2_B3
# _LC3_B3;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B3', type is buried
_LC8_B3 = LCELL( _EQ009);
_EQ009 = _LC6_B3
# _LC2_B3
# _LC3_B3
# _LC1_B3;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B5', type is buried
_LC5_B5 = LCELL( _EQ010);
_EQ010 = _LC4_B5
# _LC8_B3;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_B5', type is buried
_LC7_B5 = LCELL( _EQ011);
_EQ011 = _LC4_B5
# _LC8_B3
# _LC2_B5;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B12', type is buried
_LC5_B12 = LCELL( _EQ012);
_EQ012 = _LC4_B5
# _LC8_B3
# _LC2_B5
# _LC3_B12;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_B12', type is buried
_LC7_B12 = LCELL( _EQ013);
_EQ013 = _LC1_B12
# _LC5_B12;
-- Node name is '|lpm_add_sub:132|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B12', type is buried
_LC8_B12 = LCELL( _EQ014);
_EQ014 = _LC1_B12
# _LC5_B12
# _LC6_B12;
-- Node name is ':88'
-- Equation name is '_LC2_B12', type is buried
_LC2_B12 = DFFE( _EQ015, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ015 = _LC2_B12 & _LC8_B12 & !load
# !_LC2_B12 & !_LC8_B12 & !load
# data15 & load;
-- Node name is ':89'
-- Equation name is '_LC6_B12', type is buried
_LC6_B12 = DFFE( _EQ016, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ016 = _LC6_B12 & _LC7_B12 & !load
# !_LC6_B12 & !_LC7_B12 & !load
# data14 & load;
-- Node name is ':90'
-- Equation name is '_LC1_B12', type is buried
_LC1_B12 = DFFE( _EQ017, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ017 = _LC1_B12 & _LC5_B12 & !load
# !_LC1_B12 & !_LC5_B12 & !load
# data13 & load;
-- Node name is ':91'
-- Equation name is '_LC3_B12', type is buried
_LC3_B12 = DFFE( _EQ018, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ018 = _LC3_B12 & _LC7_B5 & !load
# !_LC3_B12 & !_LC7_B5 & !load
# data12 & load;
-- Node name is ':92'
-- Equation name is '_LC2_B5', type is buried
_LC2_B5 = DFFE( _EQ019, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ019 = _LC2_B5 & _LC5_B5 & !load
# !_LC2_B5 & !_LC5_B5 & !load
# data11 & load;
-- Node name is ':93'
-- Equation name is '_LC4_B5', type is buried
_LC4_B5 = DFFE( _EQ020, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ020 = _LC4_B5 & _LC8_B3 & !load
# !_LC4_B5 & !_LC8_B3 & !load
# data10 & load;
-- Node name is ':94'
-- Equation name is '_LC1_B3', type is buried
_LC1_B3 = DFFE( _EQ021, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ021 = _LC1_B3 & _LC7_B3 & !load
# !_LC1_B3 & !_LC7_B3 & !load
# data9 & load;
-- Node name is ':95'
-- Equation name is '_LC3_B3', type is buried
_LC3_B3 = DFFE( _EQ022, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ022 = _LC3_B3 & _LC4_B3 & !load
# !_LC3_B3 & !_LC4_B3 & !load
# data8 & load;
-- Node name is ':96'
-- Equation name is '_LC6_B3', type is buried
_LC6_B3 = DFFE( _EQ023, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ023 = _LC2_B3 & _LC6_B3 & !load
# !_LC2_B3 & !_LC6_B3 & !load
# data7 & load;
-- Node name is ':97'
-- Equation name is '_LC5_B3', type is buried
_LC5_B3 = DFFE( _EQ024, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ024 = _LC1_B5 & _LC5_B3 & !load
# !_LC1_B5 & !_LC5_B3 & !load
# data6 & load;
-- Node name is ':98'
-- Equation name is '_LC8_B5', type is buried
_LC8_B5 = DFFE( _EQ025, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ025 = _LC3_B5 & _LC8_B5 & !load
# !_LC3_B5 & !_LC8_B5 & !load
# data5 & load;
-- Node name is ':99'
-- Equation name is '_LC8_A7', type is buried
_LC8_A7 = DFFE( _EQ026, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ026 = _LC2_A7 & _LC8_A7 & !load
# !_LC2_A7 & !_LC8_A7 & !load
# data4 & load;
-- Node name is ':100'
-- Equation name is '_LC7_A7', type is buried
_LC7_A7 = DFFE( _EQ027, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ027 = _LC6_A7 & _LC7_A7 & !load
# !_LC6_A7 & !_LC7_A7 & !load
# data3 & load;
-- Node name is ':101'
-- Equation name is '_LC5_A7', type is buried
_LC5_A7 = DFFE( _EQ028, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ028 = _LC4_A7 & _LC5_A7 & !load
# !_LC4_A7 & !_LC5_A7 & !load
# data2 & load;
-- Node name is ':102'
-- Equation name is '_LC3_A7', type is buried
_LC3_A7 = DFFE( _EQ029, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ029 = _LC1_A7 & _LC3_A7 & !load
# !_LC1_A7 & !_LC3_A7 & !load
# data1 & load;
-- Node name is ':103'
-- Equation name is '_LC1_A7', type is buried
_LC1_A7 = DFFE( _EQ030, GLOBAL( clk), GLOBAL( clr), VCC, VCC);
_EQ030 = !_LC1_A7 & !load
# data0 & load;
-- Node name is ':104'
-- Equation name is '_LC4_B12', type is buried
_LC4_B12 = LCELL( _EQ031);
_EQ031 = !_LC1_B12 & !_LC2_B12 & !_LC5_B12 & !_LC6_B12;
Project Information d:\2fsk\counter.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'ACEX1K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:01
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:02
Memory Allocated
-----------------
Peak memory allocated during compilation = 15,909K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -